]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/net/r8169.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
r8169: make room for more phy init changes
[net-next-2.6.git] / drivers / net / r8169.c
CommitLineData
1da177e4 1/*
07d3f51f
FR		 2 * r8169.c: RealTek 8169/8168/8101 ethernet driver.
3 *
4 * Copyright (c) 2002 ShuChen <shuchen@realtek.com.tw>
5 * Copyright (c) 2003 - 2007 Francois Romieu <romieu@fr.zoreil.com>
6 * Copyright (c) a lot of people too. Please respect their work.
7 *
8 * See MAINTAINERS file for support contact information.
1da177e4
LT		 9 */
10
11#include <linux/module.h>
12#include <linux/moduleparam.h>
13#include <linux/pci.h>
14#include <linux/netdevice.h>
15#include <linux/etherdevice.h>
16#include <linux/delay.h>
17#include <linux/ethtool.h>
18#include <linux/mii.h>
19#include <linux/if_vlan.h>
20#include <linux/crc32.h>
21#include <linux/in.h>
22#include <linux/ip.h>
23#include <linux/tcp.h>
24#include <linux/init.h>
25#include <linux/dma-mapping.h>
26
99f252b0 27#include <asm/system.h>
1da177e4
LT		 28#include <asm/io.h>
29#include <asm/irq.h>
30
f7ccf420
SH		 31#ifdef CONFIG_R8169_NAPI
32#define NAPI_SUFFIX "-NAPI"
33#else
34#define NAPI_SUFFIX ""
35#endif
36
37#define RTL8169_VERSION "2.2LK" NAPI_SUFFIX
1da177e4
LT		 38#define MODULENAME "r8169"
39#define PFX MODULENAME ": "
40
41#ifdef RTL8169_DEBUG
42#define assert(expr) \
5b0384f4
FR		 43 if (!(expr)) { \
44 printk( "Assertion failed! %s,%s,%s,line=%d\n", \
45 #expr,__FILE__,__FUNCTION__,__LINE__); \
46 }
06fa7358
JP		 47#define dprintk(fmt, args...) \
48 do { printk(KERN_DEBUG PFX fmt, ## args); } while (0)
1da177e4
LT		 49#else
50#define assert(expr) do {} while (0)
51#define dprintk(fmt, args...) do {} while (0)
52#endif /* RTL8169_DEBUG */
53
b57b7e5a 54#define R8169_MSG_DEFAULT \
f0e837d9 55 (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN)
b57b7e5a 56
1da177e4
LT		 57#define TX_BUFFS_AVAIL(tp) \
58 (tp->dirty_tx + NUM_TX_DESC - tp->cur_tx - 1)
59
60#ifdef CONFIG_R8169_NAPI
61#define rtl8169_rx_skb netif_receive_skb
0b50f81d 62#define rtl8169_rx_hwaccel_skb vlan_hwaccel_receive_skb
1da177e4
LT		 63#define rtl8169_rx_quota(count, quota) min(count, quota)
64#else
65#define rtl8169_rx_skb netif_rx
0b50f81d 66#define rtl8169_rx_hwaccel_skb vlan_hwaccel_rx
1da177e4
LT		 67#define rtl8169_rx_quota(count, quota) count
68#endif
69
1da177e4 70/* Maximum events (Rx packets, etc.) to handle at each interrupt. */
f71e1309 71static const int max_interrupt_work = 20;
1da177e4
LT		 72
73/* Maximum number of multicast addresses to filter (vs. Rx-all-multicast).
74 The RTL chips use a 64 element hash table based on the Ethernet CRC. */
f71e1309 75static const int multicast_filter_limit = 32;
1da177e4
LT		 76
77/* MAC address length */
78#define MAC_ADDR_LEN 6
79
80#define RX_FIFO_THRESH 7 /* 7 means NO threshold, Rx buffer level before first PCI xfer. */
81#define RX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
82#define TX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */
07d3f51f 83#define EarlyTxThld 0x3F /* 0x3F means NO early transmit */
1da177e4
LT		 84#define RxPacketMaxSize 0x3FE8 /* 16K - 1 - ETH_HLEN - VLAN - CRC... */
85#define SafeMtu 0x1c20 /* ... actually life sucks beyond ~7k */
86#define InterFrameGap 0x03 /* 3 means InterFrameGap = the shortest one */
87
88#define R8169_REGS_SIZE 256
89#define R8169_NAPI_WEIGHT 64
90#define NUM_TX_DESC 64 /* Number of Tx descriptor registers */
91#define NUM_RX_DESC 256 /* Number of Rx descriptor registers */
92#define RX_BUF_SIZE 1536 /* Rx Buffer size */
93#define R8169_TX_RING_BYTES (NUM_TX_DESC * sizeof(struct TxDesc))
94#define R8169_RX_RING_BYTES (NUM_RX_DESC * sizeof(struct RxDesc))
95
96#define RTL8169_TX_TIMEOUT (6*HZ)
97#define RTL8169_PHY_TIMEOUT (10*HZ)
98
99/* write/read MMIO register */
100#define RTL_W8(reg, val8) writeb ((val8), ioaddr + (reg))
101#define RTL_W16(reg, val16) writew ((val16), ioaddr + (reg))
102#define RTL_W32(reg, val32) writel ((val32), ioaddr + (reg))
103#define RTL_R8(reg) readb (ioaddr + (reg))
104#define RTL_R16(reg) readw (ioaddr + (reg))
105#define RTL_R32(reg) ((unsigned long) readl (ioaddr + (reg)))
106
107enum mac_version {
ba6eb6ee
FR		 108 RTL_GIGA_MAC_VER_01 = 0x01, // 8169
109 RTL_GIGA_MAC_VER_02 = 0x02, // 8169S
110 RTL_GIGA_MAC_VER_03 = 0x03, // 8110S
111 RTL_GIGA_MAC_VER_04 = 0x04, // 8169SB
112 RTL_GIGA_MAC_VER_05 = 0x05, // 8110SCd
6dccd16b 113 RTL_GIGA_MAC_VER_06 = 0x06, // 8110SCe
2dd99530 114 RTL_GIGA_MAC_VER_11 = 0x0b, // 8168Bb
e3cf0cc0
FR		 115 RTL_GIGA_MAC_VER_12 = 0x0c, // 8168Be
116 RTL_GIGA_MAC_VER_13 = 0x0d, // 8101Eb
117 RTL_GIGA_MAC_VER_14 = 0x0e, // 8101 ?
118 RTL_GIGA_MAC_VER_15 = 0x0f, // 8101 ?
119 RTL_GIGA_MAC_VER_16 = 0x11, // 8101Ec
120 RTL_GIGA_MAC_VER_17 = 0x10, // 8168Bf
121 RTL_GIGA_MAC_VER_18 = 0x12, // 8168CP
122 RTL_GIGA_MAC_VER_19 = 0x13, // 8168C
123 RTL_GIGA_MAC_VER_20 = 0x14 // 8168C
1da177e4
LT		 124};
125
1da177e4
LT		 126#define _R(NAME,MAC,MASK) \
127 { .name = NAME, .mac_version = MAC, .RxConfigMask = MASK }
128
3c6bee1d 129static const struct {
1da177e4
LT		 130 const char *name;
131 u8 mac_version;
132 u32 RxConfigMask; /* Clears the bits supported by this chip */
133} rtl_chip_info[] = {
ba6eb6ee
FR		 134 _R("RTL8169", RTL_GIGA_MAC_VER_01, 0xff7e1880), // 8169
135 _R("RTL8169s", RTL_GIGA_MAC_VER_02, 0xff7e1880), // 8169S
136 _R("RTL8110s", RTL_GIGA_MAC_VER_03, 0xff7e1880), // 8110S
137 _R("RTL8169sb/8110sb", RTL_GIGA_MAC_VER_04, 0xff7e1880), // 8169SB
138 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_05, 0xff7e1880), // 8110SCd
6dccd16b 139 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_06, 0xff7e1880), // 8110SCe
bcf0bf90
FR		 140 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_11, 0xff7e1880), // PCI-E
141 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_12, 0xff7e1880), // PCI-E
142 _R("RTL8101e", RTL_GIGA_MAC_VER_13, 0xff7e1880), // PCI-E 8139
143 _R("RTL8100e", RTL_GIGA_MAC_VER_14, 0xff7e1880), // PCI-E 8139
e3cf0cc0
FR		 144 _R("RTL8100e", RTL_GIGA_MAC_VER_15, 0xff7e1880), // PCI-E 8139
145 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_17, 0xff7e1880), // PCI-E
146 _R("RTL8101e", RTL_GIGA_MAC_VER_16, 0xff7e1880), // PCI-E
147 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_18, 0xff7e1880), // PCI-E
148 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_19, 0xff7e1880), // PCI-E
149 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_20, 0xff7e1880) // PCI-E
1da177e4
LT		 150};
151#undef _R
152
bcf0bf90
FR		 153enum cfg_version {
154 RTL_CFG_0 = 0x00,
155 RTL_CFG_1,
156 RTL_CFG_2
157};
158
07ce4064
FR		 159static void rtl_hw_start_8169(struct net_device *);
160static void rtl_hw_start_8168(struct net_device *);
161static void rtl_hw_start_8101(struct net_device *);
162
1da177e4 163static struct pci_device_id rtl8169_pci_tbl[] = {
bcf0bf90 164 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8129), 0, 0, RTL_CFG_0 },
d2eed8cf 165 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8136), 0, 0, RTL_CFG_2 },
d81bf551 166 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8167), 0, 0, RTL_CFG_0 },
07ce4064 167 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8168), 0, 0, RTL_CFG_1 },
bcf0bf90
FR		 168 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8169), 0, 0, RTL_CFG_0 },
169 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4300), 0, 0, RTL_CFG_0 },
bc1660b5 170 { PCI_DEVICE(PCI_VENDOR_ID_AT, 0xc107), 0, 0, RTL_CFG_0 },
bcf0bf90
FR		 171 { PCI_DEVICE(0x16ec, 0x0116), 0, 0, RTL_CFG_0 },
172 { PCI_VENDOR_ID_LINKSYS, 0x1032,
173 PCI_ANY_ID, 0x0024, 0, 0, RTL_CFG_0 },
1da177e4
LT		 174 {0,},
175};
176
177MODULE_DEVICE_TABLE(pci, rtl8169_pci_tbl);
178
179static int rx_copybreak = 200;
180static int use_dac;
b57b7e5a
SH		 181static struct {
182 u32 msg_enable;
183} debug = { -1 };
1da177e4 184
07d3f51f
FR		 185enum rtl_registers {
186 MAC0 = 0, /* Ethernet hardware address. */
773d2021 187 MAC4 = 4,
07d3f51f
FR		 188 MAR0 = 8, /* Multicast filter. */
189 CounterAddrLow = 0x10,
190 CounterAddrHigh = 0x14,
191 TxDescStartAddrLow = 0x20,
192 TxDescStartAddrHigh = 0x24,
193 TxHDescStartAddrLow = 0x28,
194 TxHDescStartAddrHigh = 0x2c,
195 FLASH = 0x30,
196 ERSR = 0x36,
197 ChipCmd = 0x37,
198 TxPoll = 0x38,
199 IntrMask = 0x3c,
200 IntrStatus = 0x3e,
201 TxConfig = 0x40,
202 RxConfig = 0x44,
203 RxMissed = 0x4c,
204 Cfg9346 = 0x50,
205 Config0 = 0x51,
206 Config1 = 0x52,
207 Config2 = 0x53,
208 Config3 = 0x54,
209 Config4 = 0x55,
210 Config5 = 0x56,
211 MultiIntr = 0x5c,
212 PHYAR = 0x60,
213 TBICSR = 0x64,
214 TBI_ANAR = 0x68,
215 TBI_LPAR = 0x6a,
216 PHYstatus = 0x6c,
217 RxMaxSize = 0xda,
218 CPlusCmd = 0xe0,
219 IntrMitigate = 0xe2,
220 RxDescAddrLow = 0xe4,
221 RxDescAddrHigh = 0xe8,
222 EarlyTxThres = 0xec,
223 FuncEvent = 0xf0,
224 FuncEventMask = 0xf4,
225 FuncPresetState = 0xf8,
226 FuncForceEvent = 0xfc,
1da177e4
LT		 227};
228
07d3f51f 229enum rtl_register_content {
1da177e4 230 /* InterruptStatusBits */
07d3f51f
FR		 231 SYSErr = 0x8000,
232 PCSTimeout = 0x4000,
233 SWInt = 0x0100,
234 TxDescUnavail = 0x0080,
235 RxFIFOOver = 0x0040,
236 LinkChg = 0x0020,
237 RxOverflow = 0x0010,
238 TxErr = 0x0008,
239 TxOK = 0x0004,
240 RxErr = 0x0002,
241 RxOK = 0x0001,
1da177e4
LT		 242
243 /* RxStatusDesc */
9dccf611
FR		 244 RxFOVF = (1 << 23),
245 RxRWT = (1 << 22),
246 RxRES = (1 << 21),
247 RxRUNT = (1 << 20),
248 RxCRC = (1 << 19),
1da177e4
LT		 249
250 /* ChipCmdBits */
07d3f51f
FR		 251 CmdReset = 0x10,
252 CmdRxEnb = 0x08,
253 CmdTxEnb = 0x04,
254 RxBufEmpty = 0x01,
1da177e4 255
275391a4
FR		 256 /* TXPoll register p.5 */
257 HPQ = 0x80, /* Poll cmd on the high prio queue */
258 NPQ = 0x40, /* Poll cmd on the low prio queue */
259 FSWInt = 0x01, /* Forced software interrupt */
260
1da177e4 261 /* Cfg9346Bits */
07d3f51f
FR		 262 Cfg9346_Lock = 0x00,
263 Cfg9346_Unlock = 0xc0,
1da177e4
LT		 264
265 /* rx_mode_bits */
07d3f51f
FR		 266 AcceptErr = 0x20,
267 AcceptRunt = 0x10,
268 AcceptBroadcast = 0x08,
269 AcceptMulticast = 0x04,
270 AcceptMyPhys = 0x02,
271 AcceptAllPhys = 0x01,
1da177e4
LT		 272
273 /* RxConfigBits */
07d3f51f
FR		 274 RxCfgFIFOShift = 13,
275 RxCfgDMAShift = 8,
1da177e4
LT		 276
277 /* TxConfigBits */
278 TxInterFrameGapShift = 24,
279 TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */
280
5d06a99f 281 /* Config1 register p.24 */
fbac58fc 282 MSIEnable = (1 << 5), /* Enable Message Signaled Interrupt */
5d06a99f
FR		 283 PMEnable = (1 << 0), /* Power Management Enable */
284
6dccd16b
FR		 285 /* Config2 register p. 25 */
286 PCI_Clock_66MHz = 0x01,
287 PCI_Clock_33MHz = 0x00,
288
61a4dcc2
FR		 289 /* Config3 register p.25 */
290 MagicPacket = (1 << 5), /* Wake up when receives a Magic Packet */
291 LinkUp = (1 << 4), /* Wake up when the cable connection is re-established */
292
5d06a99f 293 /* Config5 register p.27 */
61a4dcc2
FR		 294 BWF = (1 << 6), /* Accept Broadcast wakeup frame */
295 MWF = (1 << 5), /* Accept Multicast wakeup frame */
296 UWF = (1 << 4), /* Accept Unicast wakeup frame */
297 LanWake = (1 << 1), /* LanWake enable/disable */
5d06a99f
FR		 298 PMEStatus = (1 << 0), /* PME status can be reset by PCI RST# */
299
1da177e4
LT		 300 /* TBICSR p.28 */
301 TBIReset = 0x80000000,
302 TBILoopback = 0x40000000,
303 TBINwEnable = 0x20000000,
304 TBINwRestart = 0x10000000,
305 TBILinkOk = 0x02000000,
306 TBINwComplete = 0x01000000,
307
308 /* CPlusCmd p.31 */
0e485150 309 PktCntrDisable = (1 << 7), // 8168
1da177e4
LT		 310 RxVlan = (1 << 6),
311 RxChkSum = (1 << 5),
312 PCIDAC = (1 << 4),
313 PCIMulRW = (1 << 3),
0e485150
FR		 314 INTT_0 = 0x0000, // 8168
315 INTT_1 = 0x0001, // 8168
316 INTT_2 = 0x0002, // 8168
317 INTT_3 = 0x0003, // 8168
1da177e4
LT		 318
319 /* rtl8169_PHYstatus */
07d3f51f
FR		 320 TBI_Enable = 0x80,
321 TxFlowCtrl = 0x40,
322 RxFlowCtrl = 0x20,
323 _1000bpsF = 0x10,
324 _100bps = 0x08,
325 _10bps = 0x04,
326 LinkStatus = 0x02,
327 FullDup = 0x01,
1da177e4 328
1da177e4 329 /* _TBICSRBit */
07d3f51f 330 TBILinkOK = 0x02000000,
d4a3a0fc
SH		 331
332 /* DumpCounterCommand */
07d3f51f 333 CounterDump = 0x8,
1da177e4
LT		 334};
335
07d3f51f 336enum desc_status_bit {
1da177e4
LT		 337 DescOwn = (1 << 31), /* Descriptor is owned by NIC */
338 RingEnd = (1 << 30), /* End of descriptor ring */
339 FirstFrag = (1 << 29), /* First segment of a packet */
340 LastFrag = (1 << 28), /* Final segment of a packet */
341
342 /* Tx private */
343 LargeSend = (1 << 27), /* TCP Large Send Offload (TSO) */
344 MSSShift = 16, /* MSS value position */
345 MSSMask = 0xfff, /* MSS value + LargeSend bit: 12 bits */
346 IPCS = (1 << 18), /* Calculate IP checksum */
347 UDPCS = (1 << 17), /* Calculate UDP/IP checksum */
348 TCPCS = (1 << 16), /* Calculate TCP/IP checksum */
349 TxVlanTag = (1 << 17), /* Add VLAN tag */
350
351 /* Rx private */
352 PID1 = (1 << 18), /* Protocol ID bit 1/2 */
353 PID0 = (1 << 17), /* Protocol ID bit 2/2 */
354
355#define RxProtoUDP (PID1)
356#define RxProtoTCP (PID0)
357#define RxProtoIP (PID1 | PID0)
358#define RxProtoMask RxProtoIP
359
360 IPFail = (1 << 16), /* IP checksum failed */
361 UDPFail = (1 << 15), /* UDP/IP checksum failed */
362 TCPFail = (1 << 14), /* TCP/IP checksum failed */
363 RxVlanTag = (1 << 16), /* VLAN tag available */
364};
365
366#define RsvdMask 0x3fffc000
367
368struct TxDesc {
6cccd6e7
REB		 369 __le32 opts1;
370 __le32 opts2;
371 __le64 addr;
1da177e4
LT		 372};
373
374struct RxDesc {
6cccd6e7
REB		 375 __le32 opts1;
376 __le32 opts2;
377 __le64 addr;
1da177e4
LT		 378};
379
380struct ring_info {
381 struct sk_buff *skb;
382 u32 len;
383 u8 __pad[sizeof(void *) - sizeof(u32)];
384};
385
f23e7fda
FR		 386enum features {
387 RTL_FEATURE_WOL = (1 << 0),
fbac58fc 388 RTL_FEATURE_MSI = (1 << 1),
f23e7fda
FR		 389};
390
1da177e4
LT		 391struct rtl8169_private {
392 void __iomem *mmio_addr; /* memory map physical address */
393 struct pci_dev *pci_dev; /* Index of PCI device */
c4028958 394 struct net_device *dev;
bea3348e 395 struct napi_struct napi;
1da177e4 396 spinlock_t lock; /* spin lock flag */
b57b7e5a 397 u32 msg_enable;
1da177e4
LT		 398 int chipset;
399 int mac_version;
1da177e4
LT		 400 u32 cur_rx; /* Index into the Rx descriptor buffer of next Rx pkt. */
401 u32 cur_tx; /* Index into the Tx descriptor buffer of next Rx pkt. */
402 u32 dirty_rx;
403 u32 dirty_tx;
404 struct TxDesc *TxDescArray; /* 256-aligned Tx descriptor ring */
405 struct RxDesc *RxDescArray; /* 256-aligned Rx descriptor ring */
406 dma_addr_t TxPhyAddr;
407 dma_addr_t RxPhyAddr;
408 struct sk_buff *Rx_skbuff[NUM_RX_DESC]; /* Rx data buffers */
409 struct ring_info tx_skb[NUM_TX_DESC]; /* Tx data buffers */
bcf0bf90 410 unsigned align;
1da177e4
LT		 411 unsigned rx_buf_sz;
412 struct timer_list timer;
413 u16 cp_cmd;
0e485150
FR		 414 u16 intr_event;
415 u16 napi_event;
1da177e4
LT		 416 u16 intr_mask;
417 int phy_auto_nego_reg;
418 int phy_1000_ctrl_reg;
419#ifdef CONFIG_R8169_VLAN
420 struct vlan_group *vlgrp;
421#endif
422 int (*set_speed)(struct net_device *, u8 autoneg, u16 speed, u8 duplex);
423 void (*get_settings)(struct net_device *, struct ethtool_cmd *);
424 void (*phy_reset_enable)(void __iomem *);
07ce4064 425 void (*hw_start)(struct net_device *);
1da177e4
LT		 426 unsigned int (*phy_reset_pending)(void __iomem *);
427 unsigned int (*link_ok)(void __iomem *);
c4028958 428 struct delayed_work task;
f23e7fda 429 unsigned features;
1da177e4
LT		 430};
431
979b6c13 432MODULE_AUTHOR("Realtek and the Linux r8169 crew <netdev@vger.kernel.org>");
1da177e4 433MODULE_DESCRIPTION("RealTek RTL-8169 Gigabit Ethernet driver");
1da177e4 434module_param(rx_copybreak, int, 0);
1b7efd58 435MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames");
1da177e4
LT		 436module_param(use_dac, int, 0);
437MODULE_PARM_DESC(use_dac, "Enable PCI DAC. Unsafe on 32 bit PCI slot.");
b57b7e5a
SH		 438module_param_named(debug, debug.msg_enable, int, 0);
439MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)");
1da177e4
LT		 440MODULE_LICENSE("GPL");
441MODULE_VERSION(RTL8169_VERSION);
442
443static int rtl8169_open(struct net_device *dev);
444static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev);
7d12e780 445static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance);
1da177e4 446static int rtl8169_init_ring(struct net_device *dev);
07ce4064 447static void rtl_hw_start(struct net_device *dev);
1da177e4 448static int rtl8169_close(struct net_device *dev);
07ce4064 449static void rtl_set_rx_mode(struct net_device *dev);
1da177e4 450static void rtl8169_tx_timeout(struct net_device *dev);
4dcb7d33 451static struct net_device_stats *rtl8169_get_stats(struct net_device *dev);
1da177e4 452static int rtl8169_rx_interrupt(struct net_device *, struct rtl8169_private *,
bea3348e 453 void __iomem *, u32 budget);
4dcb7d33 454static int rtl8169_change_mtu(struct net_device *dev, int new_mtu);
1da177e4 455static void rtl8169_down(struct net_device *dev);
99f252b0 456static void rtl8169_rx_clear(struct rtl8169_private *tp);
1da177e4
LT		 457
458#ifdef CONFIG_R8169_NAPI
bea3348e 459static int rtl8169_poll(struct napi_struct *napi, int budget);
1da177e4
LT		 460#endif
461
1da177e4 462static const unsigned int rtl8169_rx_config =
5b0384f4 463 (RX_FIFO_THRESH << RxCfgFIFOShift) | (RX_DMA_BURST << RxCfgDMAShift);
1da177e4 464
07d3f51f 465static void mdio_write(void __iomem *ioaddr, int reg_addr, int value)
1da177e4
LT		 466{
467 int i;
468
07d3f51f 469 RTL_W32(PHYAR, 0x80000000 | (reg_addr & 0xFF) << 16 | value);
1da177e4 470
2371408c 471 for (i = 20; i > 0; i--) {
07d3f51f
FR		 472 /*
473 * Check if the RTL8169 has completed writing to the specified
474 * MII register.
475 */
5b0384f4 476 if (!(RTL_R32(PHYAR) & 0x80000000))
1da177e4 477 break;
2371408c 478 udelay(25);
1da177e4
LT		 479 }
480}
481
07d3f51f 482static int mdio_read(void __iomem *ioaddr, int reg_addr)
1da177e4
LT		 483{
484 int i, value = -1;
485
07d3f51f 486 RTL_W32(PHYAR, 0x0 | (reg_addr & 0xFF) << 16);
1da177e4 487
2371408c 488 for (i = 20; i > 0; i--) {
07d3f51f
FR		 489 /*
490 * Check if the RTL8169 has completed retrieving data from
491 * the specified MII register.
492 */
1da177e4
LT		 493 if (RTL_R32(PHYAR) & 0x80000000) {
494 value = (int) (RTL_R32(PHYAR) & 0xFFFF);
495 break;
496 }
2371408c 497 udelay(25);
1da177e4
LT		 498 }
499 return value;
500}
501
502static void rtl8169_irq_mask_and_ack(void __iomem *ioaddr)
503{
504 RTL_W16(IntrMask, 0x0000);
505
506 RTL_W16(IntrStatus, 0xffff);
507}
508
509static void rtl8169_asic_down(void __iomem *ioaddr)
510{
511 RTL_W8(ChipCmd, 0x00);
512 rtl8169_irq_mask_and_ack(ioaddr);
513 RTL_R16(CPlusCmd);
514}
515
516static unsigned int rtl8169_tbi_reset_pending(void __iomem *ioaddr)
517{
518 return RTL_R32(TBICSR) & TBIReset;
519}
520
521static unsigned int rtl8169_xmii_reset_pending(void __iomem *ioaddr)
522{
64e4bfb4 523 return mdio_read(ioaddr, MII_BMCR) & BMCR_RESET;
1da177e4
LT		 524}
525
526static unsigned int rtl8169_tbi_link_ok(void __iomem *ioaddr)
527{
528 return RTL_R32(TBICSR) & TBILinkOk;
529}
530
531static unsigned int rtl8169_xmii_link_ok(void __iomem *ioaddr)
532{
533 return RTL_R8(PHYstatus) & LinkStatus;
534}
535
536static void rtl8169_tbi_reset_enable(void __iomem *ioaddr)
537{
538 RTL_W32(TBICSR, RTL_R32(TBICSR) | TBIReset);
539}
540
541static void rtl8169_xmii_reset_enable(void __iomem *ioaddr)
542{
543 unsigned int val;
544
9e0db8ef
FR		 545 val = mdio_read(ioaddr, MII_BMCR) | BMCR_RESET;
546 mdio_write(ioaddr, MII_BMCR, val & 0xffff);
1da177e4
LT		 547}
548
549static void rtl8169_check_link_status(struct net_device *dev,
07d3f51f
FR		 550 struct rtl8169_private *tp,
551 void __iomem *ioaddr)
1da177e4
LT		 552{
553 unsigned long flags;
554
555 spin_lock_irqsave(&tp->lock, flags);
556 if (tp->link_ok(ioaddr)) {
557 netif_carrier_on(dev);
b57b7e5a
SH		 558 if (netif_msg_ifup(tp))
559 printk(KERN_INFO PFX "%s: link up\n", dev->name);
560 } else {
561 if (netif_msg_ifdown(tp))
562 printk(KERN_INFO PFX "%s: link down\n", dev->name);
1da177e4 563 netif_carrier_off(dev);
b57b7e5a 564 }
1da177e4
LT		 565 spin_unlock_irqrestore(&tp->lock, flags);
566}
567
61a4dcc2
FR		 568static void rtl8169_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
569{
570 struct rtl8169_private *tp = netdev_priv(dev);
571 void __iomem *ioaddr = tp->mmio_addr;
572 u8 options;
573
574 wol->wolopts = 0;
575
576#define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST)
577 wol->supported = WAKE_ANY;
578
579 spin_lock_irq(&tp->lock);
580
581 options = RTL_R8(Config1);
582 if (!(options & PMEnable))
583 goto out_unlock;
584
585 options = RTL_R8(Config3);
586 if (options & LinkUp)
587 wol->wolopts |= WAKE_PHY;
588 if (options & MagicPacket)
589 wol->wolopts |= WAKE_MAGIC;
590
591 options = RTL_R8(Config5);
592 if (options & UWF)
593 wol->wolopts |= WAKE_UCAST;
594 if (options & BWF)
5b0384f4 595 wol->wolopts |= WAKE_BCAST;
61a4dcc2 596 if (options & MWF)
5b0384f4 597 wol->wolopts |= WAKE_MCAST;
61a4dcc2
FR		 598
599out_unlock:
600 spin_unlock_irq(&tp->lock);
601}
602
603static int rtl8169_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
604{
605 struct rtl8169_private *tp = netdev_priv(dev);
606 void __iomem *ioaddr = tp->mmio_addr;
07d3f51f 607 unsigned int i;
61a4dcc2
FR		 608 static struct {
609 u32 opt;
610 u16 reg;
611 u8 mask;
612 } cfg[] = {
613 { WAKE_ANY, Config1, PMEnable },
614 { WAKE_PHY, Config3, LinkUp },
615 { WAKE_MAGIC, Config3, MagicPacket },
616 { WAKE_UCAST, Config5, UWF },
617 { WAKE_BCAST, Config5, BWF },
618 { WAKE_MCAST, Config5, MWF },
619 { WAKE_ANY, Config5, LanWake }
620 };
621
622 spin_lock_irq(&tp->lock);
623
624 RTL_W8(Cfg9346, Cfg9346_Unlock);
625
626 for (i = 0; i < ARRAY_SIZE(cfg); i++) {
627 u8 options = RTL_R8(cfg[i].reg) & ~cfg[i].mask;
628 if (wol->wolopts & cfg[i].opt)
629 options |= cfg[i].mask;
630 RTL_W8(cfg[i].reg, options);
631 }
632
633 RTL_W8(Cfg9346, Cfg9346_Lock);
634
f23e7fda
FR		 635 if (wol->wolopts)
636 tp->features |= RTL_FEATURE_WOL;
637 else
638 tp->features &= ~RTL_FEATURE_WOL;
61a4dcc2
FR		 639
640 spin_unlock_irq(&tp->lock);
641
642 return 0;
643}
644
1da177e4
LT		 645static void rtl8169_get_drvinfo(struct net_device *dev,
646 struct ethtool_drvinfo *info)
647{
648 struct rtl8169_private *tp = netdev_priv(dev);
649
650 strcpy(info->driver, MODULENAME);
651 strcpy(info->version, RTL8169_VERSION);
652 strcpy(info->bus_info, pci_name(tp->pci_dev));
653}
654
655static int rtl8169_get_regs_len(struct net_device *dev)
656{
657 return R8169_REGS_SIZE;
658}
659
660static int rtl8169_set_speed_tbi(struct net_device *dev,
661 u8 autoneg, u16 speed, u8 duplex)
662{
663 struct rtl8169_private *tp = netdev_priv(dev);
664 void __iomem *ioaddr = tp->mmio_addr;
665 int ret = 0;
666 u32 reg;
667
668 reg = RTL_R32(TBICSR);
669 if ((autoneg == AUTONEG_DISABLE) && (speed == SPEED_1000) &&
670 (duplex == DUPLEX_FULL)) {
671 RTL_W32(TBICSR, reg & ~(TBINwEnable | TBINwRestart));
672 } else if (autoneg == AUTONEG_ENABLE)
673 RTL_W32(TBICSR, reg | TBINwEnable | TBINwRestart);
674 else {
b57b7e5a
SH		 675 if (netif_msg_link(tp)) {
676 printk(KERN_WARNING "%s: "
677 "incorrect speed setting refused in TBI mode\n",
678 dev->name);
679 }
1da177e4
LT		 680 ret = -EOPNOTSUPP;
681 }
682
683 return ret;
684}
685
686static int rtl8169_set_speed_xmii(struct net_device *dev,
687 u8 autoneg, u16 speed, u8 duplex)
688{
689 struct rtl8169_private *tp = netdev_priv(dev);
690 void __iomem *ioaddr = tp->mmio_addr;
691 int auto_nego, giga_ctrl;
692
64e4bfb4
FR		 693 auto_nego = mdio_read(ioaddr, MII_ADVERTISE);
694 auto_nego &= ~(ADVERTISE_10HALF | ADVERTISE_10FULL |
695 ADVERTISE_100HALF | ADVERTISE_100FULL);
696 giga_ctrl = mdio_read(ioaddr, MII_CTRL1000);
697 giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
1da177e4
LT		 698
699 if (autoneg == AUTONEG_ENABLE) {
64e4bfb4
FR		 700 auto_nego |= (ADVERTISE_10HALF | ADVERTISE_10FULL |
701 ADVERTISE_100HALF | ADVERTISE_100FULL);
702 giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF;
1da177e4
LT		 703 } else {
704 if (speed == SPEED_10)
64e4bfb4 705 auto_nego |= ADVERTISE_10HALF | ADVERTISE_10FULL;
1da177e4 706 else if (speed == SPEED_100)
64e4bfb4 707 auto_nego |= ADVERTISE_100HALF | ADVERTISE_100FULL;
1da177e4 708 else if (speed == SPEED_1000)
64e4bfb4 709 giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF;
1da177e4
LT		 710
711 if (duplex == DUPLEX_HALF)
64e4bfb4 712 auto_nego &= ~(ADVERTISE_10FULL | ADVERTISE_100FULL);
726ecdcf
AG		 713
714 if (duplex == DUPLEX_FULL)
64e4bfb4 715 auto_nego &= ~(ADVERTISE_10HALF | ADVERTISE_100HALF);
bcf0bf90
FR		 716
717 /* This tweak comes straight from Realtek's driver. */
718 if ((speed == SPEED_100) && (duplex == DUPLEX_HALF) &&
e3cf0cc0
FR		 719 ((tp->mac_version == RTL_GIGA_MAC_VER_13) ||
720 (tp->mac_version == RTL_GIGA_MAC_VER_16))) {
64e4bfb4 721 auto_nego = ADVERTISE_100HALF | ADVERTISE_CSMA;
bcf0bf90
FR		 722 }
723 }
724
725 /* The 8100e/8101e do Fast Ethernet only. */
726 if ((tp->mac_version == RTL_GIGA_MAC_VER_13) ||
727 (tp->mac_version == RTL_GIGA_MAC_VER_14) ||
e3cf0cc0
FR		 728 (tp->mac_version == RTL_GIGA_MAC_VER_15) ||
729 (tp->mac_version == RTL_GIGA_MAC_VER_16)) {
64e4bfb4 730 if ((giga_ctrl & (ADVERTISE_1000FULL | ADVERTISE_1000HALF)) &&
bcf0bf90
FR		 731 netif_msg_link(tp)) {
732 printk(KERN_INFO "%s: PHY does not support 1000Mbps.\n",
733 dev->name);
734 }
64e4bfb4 735 giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF);
1da177e4
LT		 736 }
737
623a1593
FR		 738 auto_nego |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
739
e3cf0cc0
FR		 740 if ((tp->mac_version == RTL_GIGA_MAC_VER_12) ||
741 (tp->mac_version == RTL_GIGA_MAC_VER_17)) {
2584fbc3
RS		 742 /* Vendor specific (0x1f) and reserved (0x0e) MII registers. */
743 mdio_write(ioaddr, 0x1f, 0x0000);
744 mdio_write(ioaddr, 0x0e, 0x0000);
745 }
746
1da177e4
LT		 747 tp->phy_auto_nego_reg = auto_nego;
748 tp->phy_1000_ctrl_reg = giga_ctrl;
749
64e4bfb4
FR		 750 mdio_write(ioaddr, MII_ADVERTISE, auto_nego);
751 mdio_write(ioaddr, MII_CTRL1000, giga_ctrl);
752 mdio_write(ioaddr, MII_BMCR, BMCR_ANENABLE | BMCR_ANRESTART);
1da177e4
LT		 753 return 0;
754}
755
756static int rtl8169_set_speed(struct net_device *dev,
757 u8 autoneg, u16 speed, u8 duplex)
758{
759 struct rtl8169_private *tp = netdev_priv(dev);
760 int ret;
761
762 ret = tp->set_speed(dev, autoneg, speed, duplex);
763
64e4bfb4 764 if (netif_running(dev) && (tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL))
1da177e4
LT		 765 mod_timer(&tp->timer, jiffies + RTL8169_PHY_TIMEOUT);
766
767 return ret;
768}
769
770static int rtl8169_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
771{
772 struct rtl8169_private *tp = netdev_priv(dev);
773 unsigned long flags;
774 int ret;
775
776 spin_lock_irqsave(&tp->lock, flags);
777 ret = rtl8169_set_speed(dev, cmd->autoneg, cmd->speed, cmd->duplex);
778 spin_unlock_irqrestore(&tp->lock, flags);
5b0384f4 779
1da177e4
LT		 780 return ret;
781}
782
783static u32 rtl8169_get_rx_csum(struct net_device *dev)
784{
785 struct rtl8169_private *tp = netdev_priv(dev);
786
787 return tp->cp_cmd & RxChkSum;
788}
789
790static int rtl8169_set_rx_csum(struct net_device *dev, u32 data)
791{
792 struct rtl8169_private *tp = netdev_priv(dev);
793 void __iomem *ioaddr = tp->mmio_addr;
794 unsigned long flags;
795
796 spin_lock_irqsave(&tp->lock, flags);
797
798 if (data)
799 tp->cp_cmd |= RxChkSum;
800 else
801 tp->cp_cmd &= ~RxChkSum;
802
803 RTL_W16(CPlusCmd, tp->cp_cmd);
804 RTL_R16(CPlusCmd);
805
806 spin_unlock_irqrestore(&tp->lock, flags);
807
808 return 0;
809}
810
811#ifdef CONFIG_R8169_VLAN
812
813static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
814 struct sk_buff *skb)
815{
816 return (tp->vlgrp && vlan_tx_tag_present(skb)) ?
817 TxVlanTag | swab16(vlan_tx_tag_get(skb)) : 0x00;
818}
819
820static void rtl8169_vlan_rx_register(struct net_device *dev,
821 struct vlan_group *grp)
822{
823 struct rtl8169_private *tp = netdev_priv(dev);
824 void __iomem *ioaddr = tp->mmio_addr;
825 unsigned long flags;
826
827 spin_lock_irqsave(&tp->lock, flags);
828 tp->vlgrp = grp;
829 if (tp->vlgrp)
830 tp->cp_cmd |= RxVlan;
831 else
832 tp->cp_cmd &= ~RxVlan;
833 RTL_W16(CPlusCmd, tp->cp_cmd);
834 RTL_R16(CPlusCmd);
835 spin_unlock_irqrestore(&tp->lock, flags);
836}
837
1da177e4
LT		 838static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
839 struct sk_buff *skb)
840{
841 u32 opts2 = le32_to_cpu(desc->opts2);
842 int ret;
843
844 if (tp->vlgrp && (opts2 & RxVlanTag)) {
07d3f51f 845 rtl8169_rx_hwaccel_skb(skb, tp->vlgrp, swab16(opts2 & 0xffff));
1da177e4
LT		 846 ret = 0;
847 } else
848 ret = -1;
849 desc->opts2 = 0;
850 return ret;
851}
852
853#else /* !CONFIG_R8169_VLAN */
854
855static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp,
856 struct sk_buff *skb)
857{
858 return 0;
859}
860
861static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc,
862 struct sk_buff *skb)
863{
864 return -1;
865}
866
867#endif
868
869static void rtl8169_gset_tbi(struct net_device *dev, struct ethtool_cmd *cmd)
870{
871 struct rtl8169_private *tp = netdev_priv(dev);
872 void __iomem *ioaddr = tp->mmio_addr;
873 u32 status;
874
875 cmd->supported =
876 SUPPORTED_1000baseT_Full | SUPPORTED_Autoneg | SUPPORTED_FIBRE;
877 cmd->port = PORT_FIBRE;
878 cmd->transceiver = XCVR_INTERNAL;
879
880 status = RTL_R32(TBICSR);
881 cmd->advertising = (status & TBINwEnable) ? ADVERTISED_Autoneg : 0;
882 cmd->autoneg = !!(status & TBINwEnable);
883
884 cmd->speed = SPEED_1000;
885 cmd->duplex = DUPLEX_FULL; /* Always set */
886}
887
888static void rtl8169_gset_xmii(struct net_device *dev, struct ethtool_cmd *cmd)
889{
890 struct rtl8169_private *tp = netdev_priv(dev);
891 void __iomem *ioaddr = tp->mmio_addr;
892 u8 status;
893
894 cmd->supported = SUPPORTED_10baseT_Half |
895 SUPPORTED_10baseT_Full |
896 SUPPORTED_100baseT_Half |
897 SUPPORTED_100baseT_Full |
898 SUPPORTED_1000baseT_Full |
899 SUPPORTED_Autoneg |
5b0384f4 900 SUPPORTED_TP;
1da177e4
LT		 901
902 cmd->autoneg = 1;
903 cmd->advertising = ADVERTISED_TP | ADVERTISED_Autoneg;
904
64e4bfb4 905 if (tp->phy_auto_nego_reg & ADVERTISE_10HALF)
1da177e4 906 cmd->advertising |= ADVERTISED_10baseT_Half;
64e4bfb4 907 if (tp->phy_auto_nego_reg & ADVERTISE_10FULL)
1da177e4 908 cmd->advertising |= ADVERTISED_10baseT_Full;
64e4bfb4 909 if (tp->phy_auto_nego_reg & ADVERTISE_100HALF)
1da177e4 910 cmd->advertising |= ADVERTISED_100baseT_Half;
64e4bfb4 911 if (tp->phy_auto_nego_reg & ADVERTISE_100FULL)
1da177e4 912 cmd->advertising |= ADVERTISED_100baseT_Full;
64e4bfb4 913 if (tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL)
1da177e4
LT		 914 cmd->advertising |= ADVERTISED_1000baseT_Full;
915
916 status = RTL_R8(PHYstatus);
917
918 if (status & _1000bpsF)
919 cmd->speed = SPEED_1000;
920 else if (status & _100bps)
921 cmd->speed = SPEED_100;
922 else if (status & _10bps)
923 cmd->speed = SPEED_10;
924
623a1593
FR		 925 if (status & TxFlowCtrl)
926 cmd->advertising |= ADVERTISED_Asym_Pause;
927 if (status & RxFlowCtrl)
928 cmd->advertising |= ADVERTISED_Pause;
929
1da177e4
LT		 930 cmd->duplex = ((status & _1000bpsF) || (status & FullDup)) ?
931 DUPLEX_FULL : DUPLEX_HALF;
932}
933
934static int rtl8169_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
935{
936 struct rtl8169_private *tp = netdev_priv(dev);
937 unsigned long flags;
938
939 spin_lock_irqsave(&tp->lock, flags);
940
941 tp->get_settings(dev, cmd);
942
943 spin_unlock_irqrestore(&tp->lock, flags);
944 return 0;
945}
946
947static void rtl8169_get_regs(struct net_device *dev, struct ethtool_regs *regs,
948 void *p)
949{
5b0384f4
FR		 950 struct rtl8169_private *tp = netdev_priv(dev);
951 unsigned long flags;
1da177e4 952
5b0384f4
FR		 953 if (regs->len > R8169_REGS_SIZE)
954 regs->len = R8169_REGS_SIZE;
1da177e4 955
5b0384f4
FR		 956 spin_lock_irqsave(&tp->lock, flags);
957 memcpy_fromio(p, tp->mmio_addr, regs->len);
958 spin_unlock_irqrestore(&tp->lock, flags);
1da177e4
LT		 959}
960
b57b7e5a
SH		 961static u32 rtl8169_get_msglevel(struct net_device *dev)
962{
963 struct rtl8169_private *tp = netdev_priv(dev);
964
965 return tp->msg_enable;
966}
967
968static void rtl8169_set_msglevel(struct net_device *dev, u32 value)
969{
970 struct rtl8169_private *tp = netdev_priv(dev);
971
972 tp->msg_enable = value;
973}
974
d4a3a0fc
SH		 975static const char rtl8169_gstrings[][ETH_GSTRING_LEN] = {
976 "tx_packets",
977 "rx_packets",
978 "tx_errors",
979 "rx_errors",
980 "rx_missed",
981 "align_errors",
982 "tx_single_collisions",
983 "tx_multi_collisions",
984 "unicast",
985 "broadcast",
986 "multicast",
987 "tx_aborted",
988 "tx_underrun",
989};
990
991struct rtl8169_counters {
b1eab701
AV		 992 __le64 tx_packets;
993 __le64 rx_packets;
994 __le64 tx_errors;
995 __le32 rx_errors;
996 __le16 rx_missed;
997 __le16 align_errors;
998 __le32 tx_one_collision;
999 __le32 tx_multi_collision;
1000 __le64 rx_unicast;
1001 __le64 rx_broadcast;
1002 __le32 rx_multicast;
1003 __le16 tx_aborted;
1004 __le16 tx_underun;
d4a3a0fc
SH		 1005};
1006
b9f2c044 1007static int rtl8169_get_sset_count(struct net_device *dev, int sset)
d4a3a0fc 1008{
b9f2c044
JG		 1009 switch (sset) {
1010 case ETH_SS_STATS:
1011 return ARRAY_SIZE(rtl8169_gstrings);
1012 default:
1013 return -EOPNOTSUPP;
1014 }
d4a3a0fc
SH		 1015}
1016
1017static void rtl8169_get_ethtool_stats(struct net_device *dev,
1018 struct ethtool_stats *stats, u64 *data)
1019{
1020 struct rtl8169_private *tp = netdev_priv(dev);
1021 void __iomem *ioaddr = tp->mmio_addr;
1022 struct rtl8169_counters *counters;
1023 dma_addr_t paddr;
1024 u32 cmd;
1025
1026 ASSERT_RTNL();
1027
1028 counters = pci_alloc_consistent(tp->pci_dev, sizeof(*counters), &paddr);
1029 if (!counters)
1030 return;
1031
1032 RTL_W32(CounterAddrHigh, (u64)paddr >> 32);
1033 cmd = (u64)paddr & DMA_32BIT_MASK;
1034 RTL_W32(CounterAddrLow, cmd);
1035 RTL_W32(CounterAddrLow, cmd | CounterDump);
1036
1037 while (RTL_R32(CounterAddrLow) & CounterDump) {
1038 if (msleep_interruptible(1))
1039 break;
1040 }
1041
1042 RTL_W32(CounterAddrLow, 0);
1043 RTL_W32(CounterAddrHigh, 0);
1044
5b0384f4 1045 data[0] = le64_to_cpu(counters->tx_packets);
d4a3a0fc
SH		 1046 data[1] = le64_to_cpu(counters->rx_packets);
1047 data[2] = le64_to_cpu(counters->tx_errors);
1048 data[3] = le32_to_cpu(counters->rx_errors);
1049 data[4] = le16_to_cpu(counters->rx_missed);
1050 data[5] = le16_to_cpu(counters->align_errors);
1051 data[6] = le32_to_cpu(counters->tx_one_collision);
1052 data[7] = le32_to_cpu(counters->tx_multi_collision);
1053 data[8] = le64_to_cpu(counters->rx_unicast);
1054 data[9] = le64_to_cpu(counters->rx_broadcast);
1055 data[10] = le32_to_cpu(counters->rx_multicast);
1056 data[11] = le16_to_cpu(counters->tx_aborted);
1057 data[12] = le16_to_cpu(counters->tx_underun);
1058
1059 pci_free_consistent(tp->pci_dev, sizeof(*counters), counters, paddr);
1060}
1061
1062static void rtl8169_get_strings(struct net_device *dev, u32 stringset, u8 *data)
1063{
1064 switch(stringset) {
1065 case ETH_SS_STATS:
1066 memcpy(data, *rtl8169_gstrings, sizeof(rtl8169_gstrings));
1067 break;
1068 }
1069}
1070
7282d491 1071static const struct ethtool_ops rtl8169_ethtool_ops = {
1da177e4
LT		 1072 .get_drvinfo = rtl8169_get_drvinfo,
1073 .get_regs_len = rtl8169_get_regs_len,
1074 .get_link = ethtool_op_get_link,
1075 .get_settings = rtl8169_get_settings,
1076 .set_settings = rtl8169_set_settings,
b57b7e5a
SH		 1077 .get_msglevel = rtl8169_get_msglevel,
1078 .set_msglevel = rtl8169_set_msglevel,
1da177e4
LT		 1079 .get_rx_csum = rtl8169_get_rx_csum,
1080 .set_rx_csum = rtl8169_set_rx_csum,
1da177e4 1081 .set_tx_csum = ethtool_op_set_tx_csum,
1da177e4 1082 .set_sg = ethtool_op_set_sg,
1da177e4
LT		 1083 .set_tso = ethtool_op_set_tso,
1084 .get_regs = rtl8169_get_regs,
61a4dcc2
FR		 1085 .get_wol = rtl8169_get_wol,
1086 .set_wol = rtl8169_set_wol,
d4a3a0fc 1087 .get_strings = rtl8169_get_strings,
b9f2c044 1088 .get_sset_count = rtl8169_get_sset_count,
d4a3a0fc 1089 .get_ethtool_stats = rtl8169_get_ethtool_stats,
1da177e4
LT		 1090};
1091
07d3f51f
FR		 1092static void rtl8169_write_gmii_reg_bit(void __iomem *ioaddr, int reg,
1093 int bitnum, int bitval)
1da177e4
LT		 1094{
1095 int val;
1096
1097 val = mdio_read(ioaddr, reg);
1098 val = (bitval == 1) ?
1099 val | (bitval << bitnum) : val & ~(0x0001 << bitnum);
5b0384f4 1100 mdio_write(ioaddr, reg, val & 0xffff);
1da177e4
LT		 1101}
1102
07d3f51f
FR		 1103static void rtl8169_get_mac_version(struct rtl8169_private *tp,
1104 void __iomem *ioaddr)
1da177e4 1105{
0e485150
FR		 1106 /*
1107 * The driver currently handles the 8168Bf and the 8168Be identically
1108 * but they can be identified more specifically through the test below
1109 * if needed:
1110 *
1111 * (RTL_R32(TxConfig) & 0x700000) == 0x500000 ? 8168Bf : 8168Be
0127215c
FR		 1112 *
1113 * Same thing for the 8101Eb and the 8101Ec:
1114 *
1115 * (RTL_R32(TxConfig) & 0x700000) == 0x200000 ? 8101Eb : 8101Ec
0e485150 1116 */
1da177e4
LT		 1117 const struct {
1118 u32 mask;
e3cf0cc0 1119 u32 val;
1da177e4
LT		 1120 int mac_version;
1121 } mac_info[] = {
e3cf0cc0
FR		 1122 /* 8168B family. */
1123 { 0x7c800000, 0x3c800000, RTL_GIGA_MAC_VER_18 },
1124 { 0x7cf00000, 0x3c000000, RTL_GIGA_MAC_VER_19 },
1125 { 0x7cf00000, 0x3c200000, RTL_GIGA_MAC_VER_20 },
1126 { 0x7c800000, 0x3c000000, RTL_GIGA_MAC_VER_20 },
1127
1128 /* 8168B family. */
1129 { 0x7cf00000, 0x38000000, RTL_GIGA_MAC_VER_12 },
1130 { 0x7cf00000, 0x38500000, RTL_GIGA_MAC_VER_17 },
1131 { 0x7c800000, 0x38000000, RTL_GIGA_MAC_VER_17 },
1132 { 0x7c800000, 0x30000000, RTL_GIGA_MAC_VER_11 },
1133
1134 /* 8101 family. */
1135 { 0x7cf00000, 0x34000000, RTL_GIGA_MAC_VER_13 },
1136 { 0x7cf00000, 0x34200000, RTL_GIGA_MAC_VER_16 },
1137 { 0x7c800000, 0x34000000, RTL_GIGA_MAC_VER_16 },
1138 /* FIXME: where did these entries come from ? -- FR */
1139 { 0xfc800000, 0x38800000, RTL_GIGA_MAC_VER_15 },
1140 { 0xfc800000, 0x30800000, RTL_GIGA_MAC_VER_14 },
1141
1142 /* 8110 family. */
1143 { 0xfc800000, 0x98000000, RTL_GIGA_MAC_VER_06 },
1144 { 0xfc800000, 0x18000000, RTL_GIGA_MAC_VER_05 },
1145 { 0xfc800000, 0x10000000, RTL_GIGA_MAC_VER_04 },
1146 { 0xfc800000, 0x04000000, RTL_GIGA_MAC_VER_03 },
1147 { 0xfc800000, 0x00800000, RTL_GIGA_MAC_VER_02 },
1148 { 0xfc800000, 0x00000000, RTL_GIGA_MAC_VER_01 },
1149
1150 { 0x00000000, 0x00000000, RTL_GIGA_MAC_VER_01 } /* Catch-all */
1da177e4
LT		 1151 }, *p = mac_info;
1152 u32 reg;
1153
e3cf0cc0
FR		 1154 reg = RTL_R32(TxConfig);
1155 while ((reg & p->mask) != p->val)
1da177e4
LT		 1156 p++;
1157 tp->mac_version = p->mac_version;
e3cf0cc0
FR		 1158
1159 if (p->mask == 0x00000000) {
1160 struct pci_dev *pdev = tp->pci_dev;
1161
1162 dev_info(&pdev->dev, "unknown MAC (%08x)\n", reg);
1163 }
1da177e4
LT		 1164}
1165
1166static void rtl8169_print_mac_version(struct rtl8169_private *tp)
1167{
bcf0bf90 1168 dprintk("mac_version = 0x%02x\n", tp->mac_version);
1da177e4
LT		 1169}
1170
5615d9f1 1171static void rtl8169s_hw_phy_config(void __iomem *ioaddr)
1da177e4 1172{
1da177e4
LT		 1173 struct {
1174 u16 regs[5]; /* Beware of bit-sign propagation */
1175 } phy_magic[5] = { {
1176 { 0x0000, //w 4 15 12 0
1177 0x00a1, //w 3 15 0 00a1
1178 0x0008, //w 2 15 0 0008
1179 0x1020, //w 1 15 0 1020
1180 0x1000 } },{ //w 0 15 0 1000
1181 { 0x7000, //w 4 15 12 7
1182 0xff41, //w 3 15 0 ff41
1183 0xde60, //w 2 15 0 de60
1184 0x0140, //w 1 15 0 0140
1185 0x0077 } },{ //w 0 15 0 0077
1186 { 0xa000, //w 4 15 12 a
1187 0xdf01, //w 3 15 0 df01
1188 0xdf20, //w 2 15 0 df20
1189 0xff95, //w 1 15 0 ff95
1190 0xfa00 } },{ //w 0 15 0 fa00
1191 { 0xb000, //w 4 15 12 b
1192 0xff41, //w 3 15 0 ff41
1193 0xde20, //w 2 15 0 de20
1194 0x0140, //w 1 15 0 0140
1195 0x00bb } },{ //w 0 15 0 00bb
1196 { 0xf000, //w 4 15 12 f
1197 0xdf01, //w 3 15 0 df01
1198 0xdf20, //w 2 15 0 df20
1199 0xff95, //w 1 15 0 ff95
1200 0xbf00 } //w 0 15 0 bf00
1201 }
1202 }, *p = phy_magic;
07d3f51f 1203 unsigned int i;
1da177e4 1204
1da177e4
LT		 1205 mdio_write(ioaddr, 31, 0x0001); //w 31 2 0 1
1206 mdio_write(ioaddr, 21, 0x1000); //w 21 15 0 1000
1207 mdio_write(ioaddr, 24, 0x65c7); //w 24 15 0 65c7
1208 rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 0); //w 4 11 11 0
1209
1210 for (i = 0; i < ARRAY_SIZE(phy_magic); i++, p++) {
1211 int val, pos = 4;
1212
1213 val = (mdio_read(ioaddr, pos) & 0x0fff) | (p->regs[0] & 0xffff);
1214 mdio_write(ioaddr, pos, val);
1215 while (--pos >= 0)
1216 mdio_write(ioaddr, pos, p->regs[4 - pos] & 0xffff);
1217 rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 1); //w 4 11 11 1
1218 rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 0); //w 4 11 11 0
1219 }
1220 mdio_write(ioaddr, 31, 0x0000); //w 31 2 0 0
1221}
1222
5615d9f1
FR		 1223static void rtl8169sb_hw_phy_config(void __iomem *ioaddr)
1224{
1225 mdio_write(ioaddr, 31, 0x0002);
1226 mdio_write(ioaddr, 1, 0x90d0);
1227 mdio_write(ioaddr, 31, 0x0000);
1228}
1229
1230static void rtl_hw_phy_config(struct net_device *dev)
1231{
1232 struct rtl8169_private *tp = netdev_priv(dev);
1233 void __iomem *ioaddr = tp->mmio_addr;
1234
1235 rtl8169_print_mac_version(tp);
1236
1237 switch (tp->mac_version) {
1238 case RTL_GIGA_MAC_VER_01:
1239 break;
1240 case RTL_GIGA_MAC_VER_02:
1241 case RTL_GIGA_MAC_VER_03:
1242 rtl8169s_hw_phy_config(ioaddr);
1243 break;
1244 case RTL_GIGA_MAC_VER_04:
1245 rtl8169sb_hw_phy_config(ioaddr);
1246 break;
1247 default:
1248 break;
1249 }
1250}
1251
1da177e4
LT		 1252static void rtl8169_phy_timer(unsigned long __opaque)
1253{
1254 struct net_device *dev = (struct net_device *)__opaque;
1255 struct rtl8169_private *tp = netdev_priv(dev);
1256 struct timer_list *timer = &tp->timer;
1257 void __iomem *ioaddr = tp->mmio_addr;
1258 unsigned long timeout = RTL8169_PHY_TIMEOUT;
1259
bcf0bf90 1260 assert(tp->mac_version > RTL_GIGA_MAC_VER_01);
1da177e4 1261
64e4bfb4 1262 if (!(tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL))
1da177e4
LT		 1263 return;
1264
1265 spin_lock_irq(&tp->lock);
1266
1267 if (tp->phy_reset_pending(ioaddr)) {
5b0384f4 1268 /*
1da177e4
LT		 1269 * A busy loop could burn quite a few cycles on nowadays CPU.
1270 * Let's delay the execution of the timer for a few ticks.
1271 */
1272 timeout = HZ/10;
1273 goto out_mod_timer;
1274 }
1275
1276 if (tp->link_ok(ioaddr))
1277 goto out_unlock;
1278
b57b7e5a
SH		 1279 if (netif_msg_link(tp))
1280 printk(KERN_WARNING "%s: PHY reset until link up\n", dev->name);
1da177e4
LT		 1281
1282 tp->phy_reset_enable(ioaddr);
1283
1284out_mod_timer:
1285 mod_timer(timer, jiffies + timeout);
1286out_unlock:
1287 spin_unlock_irq(&tp->lock);
1288}
1289
1290static inline void rtl8169_delete_timer(struct net_device *dev)
1291{
1292 struct rtl8169_private *tp = netdev_priv(dev);
1293 struct timer_list *timer = &tp->timer;
1294
e179bb7b 1295 if (tp->mac_version <= RTL_GIGA_MAC_VER_01)
1da177e4
LT		 1296 return;
1297
1298 del_timer_sync(timer);
1299}
1300
1301static inline void rtl8169_request_timer(struct net_device *dev)
1302{
1303 struct rtl8169_private *tp = netdev_priv(dev);
1304 struct timer_list *timer = &tp->timer;
1305
e179bb7b 1306 if (tp->mac_version <= RTL_GIGA_MAC_VER_01)
1da177e4
LT		 1307 return;
1308
2efa53f3 1309 mod_timer(timer, jiffies + RTL8169_PHY_TIMEOUT);
1da177e4
LT		 1310}
1311
1312#ifdef CONFIG_NET_POLL_CONTROLLER
1313/*
1314 * Polling 'interrupt' - used by things like netconsole to send skbs
1315 * without having to re-enable interrupts. It's not called while
1316 * the interrupt routine is executing.
1317 */
1318static void rtl8169_netpoll(struct net_device *dev)
1319{
1320 struct rtl8169_private *tp = netdev_priv(dev);
1321 struct pci_dev *pdev = tp->pci_dev;
1322
1323 disable_irq(pdev->irq);
7d12e780 1324 rtl8169_interrupt(pdev->irq, dev);
1da177e4
LT		 1325 enable_irq(pdev->irq);
1326}
1327#endif
1328
1329static void rtl8169_release_board(struct pci_dev *pdev, struct net_device *dev,
1330 void __iomem *ioaddr)
1331{
1332 iounmap(ioaddr);
1333 pci_release_regions(pdev);
1334 pci_disable_device(pdev);
1335 free_netdev(dev);
1336}
1337
bf793295
FR		 1338static void rtl8169_phy_reset(struct net_device *dev,
1339 struct rtl8169_private *tp)
1340{
1341 void __iomem *ioaddr = tp->mmio_addr;
07d3f51f 1342 unsigned int i;
bf793295
FR		 1343
1344 tp->phy_reset_enable(ioaddr);
1345 for (i = 0; i < 100; i++) {
1346 if (!tp->phy_reset_pending(ioaddr))
1347 return;
1348 msleep(1);
1349 }
1350 if (netif_msg_link(tp))
1351 printk(KERN_ERR "%s: PHY reset failed.\n", dev->name);
1352}
1353
4ff96fa6
FR		 1354static void rtl8169_init_phy(struct net_device *dev, struct rtl8169_private *tp)
1355{
1356 void __iomem *ioaddr = tp->mmio_addr;
4ff96fa6 1357
5615d9f1 1358 rtl_hw_phy_config(dev);
4ff96fa6
FR		 1359
1360 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1361 RTL_W8(0x82, 0x01);
1362
6dccd16b
FR		 1363 pci_write_config_byte(tp->pci_dev, PCI_LATENCY_TIMER, 0x40);
1364
1365 if (tp->mac_version <= RTL_GIGA_MAC_VER_06)
1366 pci_write_config_byte(tp->pci_dev, PCI_CACHE_LINE_SIZE, 0x08);
4ff96fa6 1367
bcf0bf90 1368 if (tp->mac_version == RTL_GIGA_MAC_VER_02) {
4ff96fa6
FR		 1369 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
1370 RTL_W8(0x82, 0x01);
1371 dprintk("Set PHY Reg 0x0bh = 0x00h\n");
1372 mdio_write(ioaddr, 0x0b, 0x0000); //w 0x0b 15 0 0
1373 }
1374
bf793295
FR		 1375 rtl8169_phy_reset(dev, tp);
1376
901dda2b
FR		 1377 /*
1378 * rtl8169_set_speed_xmii takes good care of the Fast Ethernet
1379 * only 8101. Don't panic.
1380 */
1381 rtl8169_set_speed(dev, AUTONEG_ENABLE, SPEED_1000, DUPLEX_FULL);
4ff96fa6
FR		 1382
1383 if ((RTL_R8(PHYstatus) & TBI_Enable) && netif_msg_link(tp))
1384 printk(KERN_INFO PFX "%s: TBI auto-negotiating\n", dev->name);
1385}
1386
773d2021
FR		 1387static void rtl_rar_set(struct rtl8169_private *tp, u8 *addr)
1388{
1389 void __iomem *ioaddr = tp->mmio_addr;
1390 u32 high;
1391 u32 low;
1392
1393 low = addr[0] | (addr[1] << 8) | (addr[2] << 16) | (addr[3] << 24);
1394 high = addr[4] | (addr[5] << 8);
1395
1396 spin_lock_irq(&tp->lock);
1397
1398 RTL_W8(Cfg9346, Cfg9346_Unlock);
1399 RTL_W32(MAC0, low);
1400 RTL_W32(MAC4, high);
1401 RTL_W8(Cfg9346, Cfg9346_Lock);
1402
1403 spin_unlock_irq(&tp->lock);
1404}
1405
1406static int rtl_set_mac_address(struct net_device *dev, void *p)
1407{
1408 struct rtl8169_private *tp = netdev_priv(dev);
1409 struct sockaddr *addr = p;
1410
1411 if (!is_valid_ether_addr(addr->sa_data))
1412 return -EADDRNOTAVAIL;
1413
1414 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
1415
1416 rtl_rar_set(tp, dev->dev_addr);
1417
1418 return 0;
1419}
1420
5f787a1a
FR		 1421static int rtl8169_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1422{
1423 struct rtl8169_private *tp = netdev_priv(dev);
1424 struct mii_ioctl_data *data = if_mii(ifr);
1425
1426 if (!netif_running(dev))
1427 return -ENODEV;
1428
1429 switch (cmd) {
1430 case SIOCGMIIPHY:
1431 data->phy_id = 32; /* Internal PHY */
1432 return 0;
1433
1434 case SIOCGMIIREG:
1435 data->val_out = mdio_read(tp->mmio_addr, data->reg_num & 0x1f);
1436 return 0;
1437
1438 case SIOCSMIIREG:
1439 if (!capable(CAP_NET_ADMIN))
1440 return -EPERM;
1441 mdio_write(tp->mmio_addr, data->reg_num & 0x1f, data->val_in);
1442 return 0;
1443 }
1444 return -EOPNOTSUPP;
1445}
1446
0e485150
FR		 1447static const struct rtl_cfg_info {
1448 void (*hw_start)(struct net_device *);
1449 unsigned int region;
1450 unsigned int align;
1451 u16 intr_event;
1452 u16 napi_event;
fbac58fc 1453 unsigned msi;
0e485150
FR		 1454} rtl_cfg_infos [] = {
1455 [RTL_CFG_0] = {
1456 .hw_start = rtl_hw_start_8169,
1457 .region = 1,
e9f63f30 1458 .align = 0,
0e485150
FR		 1459 .intr_event = SYSErr | LinkChg | RxOverflow |
1460 RxFIFOOver | TxErr | TxOK | RxOK | RxErr,
fbac58fc
FR		 1461 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow,
1462 .msi = 0
0e485150
FR		 1463 },
1464 [RTL_CFG_1] = {
1465 .hw_start = rtl_hw_start_8168,
1466 .region = 2,
1467 .align = 8,
1468 .intr_event = SYSErr | LinkChg | RxOverflow |
1469 TxErr | TxOK | RxOK | RxErr,
fbac58fc
FR		 1470 .napi_event = TxErr | TxOK | RxOK | RxOverflow,
1471 .msi = RTL_FEATURE_MSI
0e485150
FR		 1472 },
1473 [RTL_CFG_2] = {
1474 .hw_start = rtl_hw_start_8101,
1475 .region = 2,
1476 .align = 8,
1477 .intr_event = SYSErr | LinkChg | RxOverflow | PCSTimeout |
1478 RxFIFOOver | TxErr | TxOK | RxOK | RxErr,
fbac58fc
FR		 1479 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow,
1480 .msi = RTL_FEATURE_MSI
0e485150
FR		 1481 }
1482};
1483
fbac58fc
FR		 1484/* Cfg9346_Unlock assumed. */
1485static unsigned rtl_try_msi(struct pci_dev *pdev, void __iomem *ioaddr,
1486 const struct rtl_cfg_info *cfg)
1487{
1488 unsigned msi = 0;
1489 u8 cfg2;
1490
1491 cfg2 = RTL_R8(Config2) & ~MSIEnable;
1492 if (cfg->msi) {
1493 if (pci_enable_msi(pdev)) {
1494 dev_info(&pdev->dev, "no MSI. Back to INTx.\n");
1495 } else {
1496 cfg2 |= MSIEnable;
1497 msi = RTL_FEATURE_MSI;
1498 }
1499 }
1500 RTL_W8(Config2, cfg2);
1501 return msi;
1502}
1503
1504static void rtl_disable_msi(struct pci_dev *pdev, struct rtl8169_private *tp)
1505{
1506 if (tp->features & RTL_FEATURE_MSI) {
1507 pci_disable_msi(pdev);
1508 tp->features &= ~RTL_FEATURE_MSI;
1509 }
1510}
1511
1da177e4 1512static int __devinit
4ff96fa6 1513rtl8169_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1da177e4 1514{
0e485150
FR		 1515 const struct rtl_cfg_info *cfg = rtl_cfg_infos + ent->driver_data;
1516 const unsigned int region = cfg->region;
1da177e4 1517 struct rtl8169_private *tp;
4ff96fa6
FR		 1518 struct net_device *dev;
1519 void __iomem *ioaddr;
07d3f51f
FR		 1520 unsigned int i;
1521 int rc;
1da177e4 1522
4ff96fa6
FR		 1523 if (netif_msg_drv(&debug)) {
1524 printk(KERN_INFO "%s Gigabit Ethernet driver %s loaded\n",
1525 MODULENAME, RTL8169_VERSION);
1526 }
1da177e4 1527
1da177e4 1528 dev = alloc_etherdev(sizeof (*tp));
4ff96fa6 1529 if (!dev) {
b57b7e5a 1530 if (netif_msg_drv(&debug))
9b91cf9d 1531 dev_err(&pdev->dev, "unable to alloc new ethernet\n");
4ff96fa6
FR		 1532 rc = -ENOMEM;
1533 goto out;
1da177e4
LT		 1534 }
1535
1da177e4
LT		 1536 SET_NETDEV_DEV(dev, &pdev->dev);
1537 tp = netdev_priv(dev);
c4028958 1538 tp->dev = dev;
b57b7e5a 1539 tp->msg_enable = netif_msg_init(debug.msg_enable, R8169_MSG_DEFAULT);
1da177e4
LT		 1540
1541 /* enable device (incl. PCI PM wakeup and hotplug setup) */
1542 rc = pci_enable_device(pdev);
b57b7e5a 1543 if (rc < 0) {
2e8a538d 1544 if (netif_msg_probe(tp))
9b91cf9d 1545 dev_err(&pdev->dev, "enable failure\n");
4ff96fa6 1546 goto err_out_free_dev_1;
1da177e4
LT		 1547 }
1548
1549 rc = pci_set_mwi(pdev);
1550 if (rc < 0)
4ff96fa6 1551 goto err_out_disable_2;
1da177e4 1552
1da177e4 1553 /* make sure PCI base addr 1 is MMIO */
bcf0bf90 1554 if (!(pci_resource_flags(pdev, region) & IORESOURCE_MEM)) {
4ff96fa6 1555 if (netif_msg_probe(tp)) {
9b91cf9d 1556 dev_err(&pdev->dev,
bcf0bf90
FR		 1557 "region #%d not an MMIO resource, aborting\n",
1558 region);
4ff96fa6 1559 }
1da177e4 1560 rc = -ENODEV;
4ff96fa6 1561 goto err_out_mwi_3;
1da177e4 1562 }
4ff96fa6 1563
1da177e4 1564 /* check for weird/broken PCI region reporting */
bcf0bf90 1565 if (pci_resource_len(pdev, region) < R8169_REGS_SIZE) {
4ff96fa6 1566 if (netif_msg_probe(tp)) {
9b91cf9d 1567 dev_err(&pdev->dev,
4ff96fa6
FR		 1568 "Invalid PCI region size(s), aborting\n");
1569 }
1da177e4 1570 rc = -ENODEV;
4ff96fa6 1571 goto err_out_mwi_3;
1da177e4
LT		 1572 }
1573
1574 rc = pci_request_regions(pdev, MODULENAME);
b57b7e5a 1575 if (rc < 0) {
2e8a538d 1576 if (netif_msg_probe(tp))
9b91cf9d 1577 dev_err(&pdev->dev, "could not request regions.\n");
4ff96fa6 1578 goto err_out_mwi_3;
1da177e4
LT		 1579 }
1580
1581 tp->cp_cmd = PCIMulRW | RxChkSum;
1582
1583 if ((sizeof(dma_addr_t) > 4) &&
1584 !pci_set_dma_mask(pdev, DMA_64BIT_MASK) && use_dac) {
1585 tp->cp_cmd |= PCIDAC;
1586 dev->features |= NETIF_F_HIGHDMA;
1587 } else {
1588 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
1589 if (rc < 0) {
4ff96fa6 1590 if (netif_msg_probe(tp)) {
9b91cf9d 1591 dev_err(&pdev->dev,
4ff96fa6
FR		 1592 "DMA configuration failed.\n");
1593 }
1594 goto err_out_free_res_4;
1da177e4
LT		 1595 }
1596 }
1597
1598 pci_set_master(pdev);
1599
1600 /* ioremap MMIO region */
bcf0bf90 1601 ioaddr = ioremap(pci_resource_start(pdev, region), R8169_REGS_SIZE);
4ff96fa6 1602 if (!ioaddr) {
b57b7e5a 1603 if (netif_msg_probe(tp))
9b91cf9d 1604 dev_err(&pdev->dev, "cannot remap MMIO, aborting\n");
1da177e4 1605 rc = -EIO;
4ff96fa6 1606 goto err_out_free_res_4;
1da177e4
LT		 1607 }
1608
1609 /* Unneeded ? Don't mess with Mrs. Murphy. */
1610 rtl8169_irq_mask_and_ack(ioaddr);
1611
1612 /* Soft reset the chip. */
1613 RTL_W8(ChipCmd, CmdReset);
1614
1615 /* Check that the chip has finished the reset. */
07d3f51f 1616 for (i = 0; i < 100; i++) {
1da177e4
LT		 1617 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
1618 break;
b518fa8e 1619 msleep_interruptible(1);
1da177e4
LT		 1620 }
1621
1622 /* Identify chip attached to board */
1623 rtl8169_get_mac_version(tp, ioaddr);
1da177e4
LT		 1624
1625 rtl8169_print_mac_version(tp);
1da177e4
LT		 1626
1627 for (i = ARRAY_SIZE(rtl_chip_info) - 1; i >= 0; i--) {
1628 if (tp->mac_version == rtl_chip_info[i].mac_version)
1629 break;
1630 }
1631 if (i < 0) {
1632 /* Unknown chip: assume array element #0, original RTL-8169 */
b57b7e5a 1633 if (netif_msg_probe(tp)) {
2e8a538d 1634 dev_printk(KERN_DEBUG, &pdev->dev,
4ff96fa6
FR		 1635 "unknown chip version, assuming %s\n",
1636 rtl_chip_info[0].name);
b57b7e5a 1637 }
1da177e4
LT		 1638 i++;
1639 }
1640 tp->chipset = i;
1641
5d06a99f
FR		 1642 RTL_W8(Cfg9346, Cfg9346_Unlock);
1643 RTL_W8(Config1, RTL_R8(Config1) | PMEnable);
1644 RTL_W8(Config5, RTL_R8(Config5) & PMEStatus);
fbac58fc 1645 tp->features |= rtl_try_msi(pdev, ioaddr, cfg);
5d06a99f
FR		 1646 RTL_W8(Cfg9346, Cfg9346_Lock);
1647
1da177e4
LT		 1648 if (RTL_R8(PHYstatus) & TBI_Enable) {
1649 tp->set_speed = rtl8169_set_speed_tbi;
1650 tp->get_settings = rtl8169_gset_tbi;
1651 tp->phy_reset_enable = rtl8169_tbi_reset_enable;
1652 tp->phy_reset_pending = rtl8169_tbi_reset_pending;
1653 tp->link_ok = rtl8169_tbi_link_ok;
1654
64e4bfb4 1655 tp->phy_1000_ctrl_reg = ADVERTISE_1000FULL; /* Implied by TBI */
1da177e4
LT		 1656 } else {
1657 tp->set_speed = rtl8169_set_speed_xmii;
1658 tp->get_settings = rtl8169_gset_xmii;
1659 tp->phy_reset_enable = rtl8169_xmii_reset_enable;
1660 tp->phy_reset_pending = rtl8169_xmii_reset_pending;
1661 tp->link_ok = rtl8169_xmii_link_ok;
5f787a1a
FR		 1662
1663 dev->do_ioctl = rtl8169_ioctl;
1da177e4
LT		 1664 }
1665
1666 /* Get MAC address. FIXME: read EEPROM */
1667 for (i = 0; i < MAC_ADDR_LEN; i++)
1668 dev->dev_addr[i] = RTL_R8(MAC0 + i);
6d6525b7 1669 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
1da177e4
LT		 1670
1671 dev->open = rtl8169_open;
1672 dev->hard_start_xmit = rtl8169_start_xmit;
1673 dev->get_stats = rtl8169_get_stats;
1674 SET_ETHTOOL_OPS(dev, &rtl8169_ethtool_ops);
1675 dev->stop = rtl8169_close;
1676 dev->tx_timeout = rtl8169_tx_timeout;
07ce4064 1677 dev->set_multicast_list = rtl_set_rx_mode;
1da177e4
LT		 1678 dev->watchdog_timeo = RTL8169_TX_TIMEOUT;
1679 dev->irq = pdev->irq;
1680 dev->base_addr = (unsigned long) ioaddr;
1681 dev->change_mtu = rtl8169_change_mtu;
773d2021 1682 dev->set_mac_address = rtl_set_mac_address;
1da177e4
LT		 1683
1684#ifdef CONFIG_R8169_NAPI
bea3348e 1685 netif_napi_add(dev, &tp->napi, rtl8169_poll, R8169_NAPI_WEIGHT);
1da177e4
LT		 1686#endif
1687
1688#ifdef CONFIG_R8169_VLAN
1689 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
1690 dev->vlan_rx_register = rtl8169_vlan_rx_register;
1da177e4
LT		 1691#endif
1692
1693#ifdef CONFIG_NET_POLL_CONTROLLER
1694 dev->poll_controller = rtl8169_netpoll;
1695#endif
1696
1697 tp->intr_mask = 0xffff;
1698 tp->pci_dev = pdev;
1699 tp->mmio_addr = ioaddr;
0e485150
FR		 1700 tp->align = cfg->align;
1701 tp->hw_start = cfg->hw_start;
1702 tp->intr_event = cfg->intr_event;
1703 tp->napi_event = cfg->napi_event;
1da177e4 1704
2efa53f3
FR		 1705 init_timer(&tp->timer);
1706 tp->timer.data = (unsigned long) dev;
1707 tp->timer.function = rtl8169_phy_timer;
1708
1da177e4
LT		 1709 spin_lock_init(&tp->lock);
1710
1711 rc = register_netdev(dev);
4ff96fa6 1712 if (rc < 0)
fbac58fc 1713 goto err_out_msi_5;
1da177e4
LT		 1714
1715 pci_set_drvdata(pdev, dev);
1716
b57b7e5a 1717 if (netif_msg_probe(tp)) {
96b9709c
FR		 1718 u32 xid = RTL_R32(TxConfig) & 0x7cf0f8ff;
1719
b57b7e5a
SH		 1720 printk(KERN_INFO "%s: %s at 0x%lx, "
1721 "%2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x, "
96b9709c 1722 "XID %08x IRQ %d\n",
b57b7e5a 1723 dev->name,
bcf0bf90 1724 rtl_chip_info[tp->chipset].name,
b57b7e5a
SH		 1725 dev->base_addr,
1726 dev->dev_addr[0], dev->dev_addr[1],
1727 dev->dev_addr[2], dev->dev_addr[3],
96b9709c 1728 dev->dev_addr[4], dev->dev_addr[5], xid, dev->irq);
b57b7e5a 1729 }
1da177e4 1730
4ff96fa6 1731 rtl8169_init_phy(dev, tp);
1da177e4 1732
4ff96fa6
FR		 1733out:
1734 return rc;
1da177e4 1735
fbac58fc
FR		 1736err_out_msi_5:
1737 rtl_disable_msi(pdev, tp);
4ff96fa6
FR		 1738 iounmap(ioaddr);
1739err_out_free_res_4:
1740 pci_release_regions(pdev);
1741err_out_mwi_3:
1742 pci_clear_mwi(pdev);
1743err_out_disable_2:
1744 pci_disable_device(pdev);
1745err_out_free_dev_1:
1746 free_netdev(dev);
1747 goto out;
1da177e4
LT		 1748}
1749
07d3f51f 1750static void __devexit rtl8169_remove_one(struct pci_dev *pdev)
1da177e4
LT		 1751{
1752 struct net_device *dev = pci_get_drvdata(pdev);
1753 struct rtl8169_private *tp = netdev_priv(dev);
1754
eb2a021c
FR		 1755 flush_scheduled_work();
1756
1da177e4 1757 unregister_netdev(dev);
fbac58fc 1758 rtl_disable_msi(pdev, tp);
1da177e4
LT		 1759 rtl8169_release_board(pdev, dev, tp->mmio_addr);
1760 pci_set_drvdata(pdev, NULL);
1761}
1762
1da177e4
LT		 1763static void rtl8169_set_rxbufsize(struct rtl8169_private *tp,
1764 struct net_device *dev)
1765{
1766 unsigned int mtu = dev->mtu;
1767
1768 tp->rx_buf_sz = (mtu > RX_BUF_SIZE) ? mtu + ETH_HLEN + 8 : RX_BUF_SIZE;
1769}
1770
1771static int rtl8169_open(struct net_device *dev)
1772{
1773 struct rtl8169_private *tp = netdev_priv(dev);
1774 struct pci_dev *pdev = tp->pci_dev;
99f252b0 1775 int retval = -ENOMEM;
1da177e4 1776
1da177e4 1777
99f252b0 1778 rtl8169_set_rxbufsize(tp, dev);
1da177e4
LT		 1779
1780 /*
1781 * Rx and Tx desscriptors needs 256 bytes alignment.
1782 * pci_alloc_consistent provides more.
1783 */
1784 tp->TxDescArray = pci_alloc_consistent(pdev, R8169_TX_RING_BYTES,
1785 &tp->TxPhyAddr);
1786 if (!tp->TxDescArray)
99f252b0 1787 goto out;
1da177e4
LT		 1788
1789 tp->RxDescArray = pci_alloc_consistent(pdev, R8169_RX_RING_BYTES,
1790 &tp->RxPhyAddr);
1791 if (!tp->RxDescArray)
99f252b0 1792 goto err_free_tx_0;
1da177e4
LT		 1793
1794 retval = rtl8169_init_ring(dev);
1795 if (retval < 0)
99f252b0 1796 goto err_free_rx_1;
1da177e4 1797
c4028958 1798 INIT_DELAYED_WORK(&tp->task, NULL);
1da177e4 1799
99f252b0
FR		 1800 smp_mb();
1801
fbac58fc
FR		 1802 retval = request_irq(dev->irq, rtl8169_interrupt,
1803 (tp->features & RTL_FEATURE_MSI) ? 0 : IRQF_SHARED,
99f252b0
FR		 1804 dev->name, dev);
1805 if (retval < 0)
1806 goto err_release_ring_2;
1807
bea3348e
SH		 1808#ifdef CONFIG_R8169_NAPI
1809 napi_enable(&tp->napi);
1810#endif
1811
07ce4064 1812 rtl_hw_start(dev);
1da177e4
LT		 1813
1814 rtl8169_request_timer(dev);
1815
1816 rtl8169_check_link_status(dev, tp, tp->mmio_addr);
1817out:
1818 return retval;
1819
99f252b0
FR		 1820err_release_ring_2:
1821 rtl8169_rx_clear(tp);
1822err_free_rx_1:
1da177e4
LT		 1823 pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
1824 tp->RxPhyAddr);
99f252b0 1825err_free_tx_0:
1da177e4
LT		 1826 pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
1827 tp->TxPhyAddr);
1da177e4
LT		 1828 goto out;
1829}
1830
1831static void rtl8169_hw_reset(void __iomem *ioaddr)
1832{
1833 /* Disable interrupts */
1834 rtl8169_irq_mask_and_ack(ioaddr);
1835
1836 /* Reset the chipset */
1837 RTL_W8(ChipCmd, CmdReset);
1838
1839 /* PCI commit */
1840 RTL_R8(ChipCmd);
1841}
1842
7f796d83 1843static void rtl_set_rx_tx_config_registers(struct rtl8169_private *tp)
9cb427b6
FR		 1844{
1845 void __iomem *ioaddr = tp->mmio_addr;
1846 u32 cfg = rtl8169_rx_config;
1847
1848 cfg |= (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
1849 RTL_W32(RxConfig, cfg);
1850
1851 /* Set DMA burst size and Interframe Gap Time */
1852 RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) |
1853 (InterFrameGap << TxInterFrameGapShift));
1854}
1855
07ce4064 1856static void rtl_hw_start(struct net_device *dev)
1da177e4
LT		 1857{
1858 struct rtl8169_private *tp = netdev_priv(dev);
1859 void __iomem *ioaddr = tp->mmio_addr;
07d3f51f 1860 unsigned int i;
1da177e4
LT		 1861
1862 /* Soft reset the chip. */
1863 RTL_W8(ChipCmd, CmdReset);
1864
1865 /* Check that the chip has finished the reset. */
07d3f51f 1866 for (i = 0; i < 100; i++) {
1da177e4
LT		 1867 if ((RTL_R8(ChipCmd) & CmdReset) == 0)
1868 break;
b518fa8e 1869 msleep_interruptible(1);
1da177e4
LT		 1870 }
1871
07ce4064
FR		 1872 tp->hw_start(dev);
1873
07ce4064
FR		 1874 netif_start_queue(dev);
1875}
1876
1877
7f796d83
FR		 1878static void rtl_set_rx_tx_desc_registers(struct rtl8169_private *tp,
1879 void __iomem *ioaddr)
1880{
1881 /*
1882 * Magic spell: some iop3xx ARM board needs the TxDescAddrHigh
1883 * register to be written before TxDescAddrLow to work.
1884 * Switching from MMIO to I/O access fixes the issue as well.
1885 */
1886 RTL_W32(TxDescStartAddrHigh, ((u64) tp->TxPhyAddr) >> 32);
1887 RTL_W32(TxDescStartAddrLow, ((u64) tp->TxPhyAddr) & DMA_32BIT_MASK);
1888 RTL_W32(RxDescAddrHigh, ((u64) tp->RxPhyAddr) >> 32);
1889 RTL_W32(RxDescAddrLow, ((u64) tp->RxPhyAddr) & DMA_32BIT_MASK);
1890}
1891
1892static u16 rtl_rw_cpluscmd(void __iomem *ioaddr)
1893{
1894 u16 cmd;
1895
1896 cmd = RTL_R16(CPlusCmd);
1897 RTL_W16(CPlusCmd, cmd);
1898 return cmd;
1899}
1900
1901static void rtl_set_rx_max_size(void __iomem *ioaddr)
1902{
1903 /* Low hurts. Let's disable the filtering. */
1904 RTL_W16(RxMaxSize, 16383);
1905}
1906
6dccd16b
FR		 1907static void rtl8169_set_magic_reg(void __iomem *ioaddr, unsigned mac_version)
1908{
1909 struct {
1910 u32 mac_version;
1911 u32 clk;
1912 u32 val;
1913 } cfg2_info [] = {
1914 { RTL_GIGA_MAC_VER_05, PCI_Clock_33MHz, 0x000fff00 }, // 8110SCd
1915 { RTL_GIGA_MAC_VER_05, PCI_Clock_66MHz, 0x000fffff },
1916 { RTL_GIGA_MAC_VER_06, PCI_Clock_33MHz, 0x00ffff00 }, // 8110SCe
1917 { RTL_GIGA_MAC_VER_06, PCI_Clock_66MHz, 0x00ffffff }
1918 }, *p = cfg2_info;
1919 unsigned int i;
1920 u32 clk;
1921
1922 clk = RTL_R8(Config2) & PCI_Clock_66MHz;
1923 for (i = 0; i < ARRAY_SIZE(cfg2_info); i++) {
1924 if ((p->mac_version == mac_version) && (p->clk == clk)) {
1925 RTL_W32(0x7c, p->val);
1926 break;
1927 }
1928 }
1929}
1930
07ce4064
FR		 1931static void rtl_hw_start_8169(struct net_device *dev)
1932{
1933 struct rtl8169_private *tp = netdev_priv(dev);
1934 void __iomem *ioaddr = tp->mmio_addr;
1935 struct pci_dev *pdev = tp->pci_dev;
07ce4064 1936
9cb427b6
FR		 1937 if (tp->mac_version == RTL_GIGA_MAC_VER_05) {
1938 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | PCIMulRW);
1939 pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, 0x08);
1940 }
1941
1da177e4 1942 RTL_W8(Cfg9346, Cfg9346_Unlock);
9cb427b6
FR		 1943 if ((tp->mac_version == RTL_GIGA_MAC_VER_01) ||
1944 (tp->mac_version == RTL_GIGA_MAC_VER_02) ||
1945 (tp->mac_version == RTL_GIGA_MAC_VER_03) ||
1946 (tp->mac_version == RTL_GIGA_MAC_VER_04))
1947 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
1948
1da177e4
LT		 1949 RTL_W8(EarlyTxThres, EarlyTxThld);
1950
7f796d83 1951 rtl_set_rx_max_size(ioaddr);
1da177e4 1952
c946b304
FR		 1953 if ((tp->mac_version == RTL_GIGA_MAC_VER_01) ||
1954 (tp->mac_version == RTL_GIGA_MAC_VER_02) ||
1955 (tp->mac_version == RTL_GIGA_MAC_VER_03) ||
1956 (tp->mac_version == RTL_GIGA_MAC_VER_04))
1957 rtl_set_rx_tx_config_registers(tp);
1da177e4 1958
7f796d83 1959 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW;
1da177e4 1960
bcf0bf90
FR		 1961 if ((tp->mac_version == RTL_GIGA_MAC_VER_02) ||
1962 (tp->mac_version == RTL_GIGA_MAC_VER_03)) {
06fa7358 1963 dprintk("Set MAC Reg C+CR Offset 0xE0. "
1da177e4 1964 "Bit-3 and bit-14 MUST be 1\n");
bcf0bf90 1965 tp->cp_cmd |= (1 << 14);
1da177e4
LT		 1966 }
1967
bcf0bf90
FR		 1968 RTL_W16(CPlusCmd, tp->cp_cmd);
1969
6dccd16b
FR		 1970 rtl8169_set_magic_reg(ioaddr, tp->mac_version);
1971
1da177e4
LT		 1972 /*
1973 * Undocumented corner. Supposedly:
1974 * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets
1975 */
1976 RTL_W16(IntrMitigate, 0x0000);
1977
7f796d83 1978 rtl_set_rx_tx_desc_registers(tp, ioaddr);
9cb427b6 1979
c946b304
FR		 1980 if ((tp->mac_version != RTL_GIGA_MAC_VER_01) &&
1981 (tp->mac_version != RTL_GIGA_MAC_VER_02) &&
1982 (tp->mac_version != RTL_GIGA_MAC_VER_03) &&
1983 (tp->mac_version != RTL_GIGA_MAC_VER_04)) {
1984 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
1985 rtl_set_rx_tx_config_registers(tp);
1986 }
1987
1da177e4 1988 RTL_W8(Cfg9346, Cfg9346_Lock);
b518fa8e
FR		 1989
1990 /* Initially a 10 us delay. Turned it into a PCI commit. - FR */
1991 RTL_R8(IntrMask);
1da177e4
LT		 1992
1993 RTL_W32(RxMissed, 0);
1994
07ce4064 1995 rtl_set_rx_mode(dev);
1da177e4
LT		 1996
1997 /* no early-rx interrupts */
1998 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
6dccd16b
FR		 1999
2000 /* Enable all known interrupts by setting the interrupt mask. */
0e485150 2001 RTL_W16(IntrMask, tp->intr_event);
07ce4064 2002}
1da177e4 2003
07ce4064
FR		 2004static void rtl_hw_start_8168(struct net_device *dev)
2005{
2dd99530
FR		 2006 struct rtl8169_private *tp = netdev_priv(dev);
2007 void __iomem *ioaddr = tp->mmio_addr;
0e485150
FR		 2008 struct pci_dev *pdev = tp->pci_dev;
2009 u8 ctl;
2dd99530
FR		 2010
2011 RTL_W8(Cfg9346, Cfg9346_Unlock);
2012
2013 RTL_W8(EarlyTxThres, EarlyTxThld);
2014
2015 rtl_set_rx_max_size(ioaddr);
2016
0e485150
FR		 2017 rtl_set_rx_tx_config_registers(tp);
2018
2019 tp->cp_cmd |= RTL_R16(CPlusCmd) | PktCntrDisable | INTT_1;
2dd99530
FR		 2020
2021 RTL_W16(CPlusCmd, tp->cp_cmd);
2022
0e485150
FR		 2023 /* Tx performance tweak. */
2024 pci_read_config_byte(pdev, 0x69, &ctl);
2025 ctl = (ctl & ~0x70) | 0x50;
2026 pci_write_config_byte(pdev, 0x69, ctl);
2dd99530 2027
0e485150 2028 RTL_W16(IntrMitigate, 0x5151);
2dd99530 2029
0e485150
FR		 2030 /* Work around for RxFIFO overflow. */
2031 if (tp->mac_version == RTL_GIGA_MAC_VER_11) {
2032 tp->intr_event |= RxFIFOOver | PCSTimeout;
2033 tp->intr_event &= ~RxOverflow;
2034 }
2035
2036 rtl_set_rx_tx_desc_registers(tp, ioaddr);
2dd99530
FR		 2037
2038 RTL_W8(Cfg9346, Cfg9346_Lock);
2039
2040 RTL_R8(IntrMask);
2041
2042 RTL_W32(RxMissed, 0);
2043
2044 rtl_set_rx_mode(dev);
2045
0e485150
FR		 2046 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2047
2dd99530 2048 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);
6dccd16b 2049
0e485150 2050 RTL_W16(IntrMask, tp->intr_event);
07ce4064 2051}
1da177e4 2052
07ce4064
FR		 2053static void rtl_hw_start_8101(struct net_device *dev)
2054{
cdf1a608
FR		 2055 struct rtl8169_private *tp = netdev_priv(dev);
2056 void __iomem *ioaddr = tp->mmio_addr;
2057 struct pci_dev *pdev = tp->pci_dev;
2058
e3cf0cc0
FR		 2059 if ((tp->mac_version == RTL_GIGA_MAC_VER_13) ||
2060 (tp->mac_version == RTL_GIGA_MAC_VER_16)) {
cdf1a608
FR		 2061 pci_write_config_word(pdev, 0x68, 0x00);
2062 pci_write_config_word(pdev, 0x69, 0x08);
2063 }
2064
2065 RTL_W8(Cfg9346, Cfg9346_Unlock);
2066
2067 RTL_W8(EarlyTxThres, EarlyTxThld);
2068
2069 rtl_set_rx_max_size(ioaddr);
2070
2071 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW;
2072
2073 RTL_W16(CPlusCmd, tp->cp_cmd);
2074
2075 RTL_W16(IntrMitigate, 0x0000);
2076
2077 rtl_set_rx_tx_desc_registers(tp, ioaddr);
2078
2079 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2080 rtl_set_rx_tx_config_registers(tp);
2081
2082 RTL_W8(Cfg9346, Cfg9346_Lock);
2083
2084 RTL_R8(IntrMask);
2085
2086 RTL_W32(RxMissed, 0);
2087
2088 rtl_set_rx_mode(dev);
2089
0e485150
FR		 2090 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
2091
cdf1a608 2092 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xf000);
6dccd16b 2093
0e485150 2094 RTL_W16(IntrMask, tp->intr_event);
1da177e4
LT		 2095}
2096
2097static int rtl8169_change_mtu(struct net_device *dev, int new_mtu)
2098{
2099 struct rtl8169_private *tp = netdev_priv(dev);
2100 int ret = 0;
2101
2102 if (new_mtu < ETH_ZLEN || new_mtu > SafeMtu)
2103 return -EINVAL;
2104
2105 dev->mtu = new_mtu;
2106
2107 if (!netif_running(dev))
2108 goto out;
2109
2110 rtl8169_down(dev);
2111
2112 rtl8169_set_rxbufsize(tp, dev);
2113
2114 ret = rtl8169_init_ring(dev);
2115 if (ret < 0)
2116 goto out;
2117
bea3348e
SH		 2118#ifdef CONFIG_R8169_NAPI
2119 napi_enable(&tp->napi);
2120#endif
1da177e4 2121
07ce4064 2122 rtl_hw_start(dev);
1da177e4
LT		 2123
2124 rtl8169_request_timer(dev);
2125
2126out:
2127 return ret;
2128}
2129
2130static inline void rtl8169_make_unusable_by_asic(struct RxDesc *desc)
2131{
2132 desc->addr = 0x0badbadbadbadbadull;
2133 desc->opts1 &= ~cpu_to_le32(DescOwn | RsvdMask);
2134}
2135
2136static void rtl8169_free_rx_skb(struct rtl8169_private *tp,
2137 struct sk_buff **sk_buff, struct RxDesc *desc)
2138{
2139 struct pci_dev *pdev = tp->pci_dev;
2140
2141 pci_unmap_single(pdev, le64_to_cpu(desc->addr), tp->rx_buf_sz,
2142 PCI_DMA_FROMDEVICE);
2143 dev_kfree_skb(*sk_buff);
2144 *sk_buff = NULL;
2145 rtl8169_make_unusable_by_asic(desc);
2146}
2147
2148static inline void rtl8169_mark_to_asic(struct RxDesc *desc, u32 rx_buf_sz)
2149{
2150 u32 eor = le32_to_cpu(desc->opts1) & RingEnd;
2151
2152 desc->opts1 = cpu_to_le32(DescOwn | eor | rx_buf_sz);
2153}
2154
2155static inline void rtl8169_map_to_asic(struct RxDesc *desc, dma_addr_t mapping,
2156 u32 rx_buf_sz)
2157{
2158 desc->addr = cpu_to_le64(mapping);
2159 wmb();
2160 rtl8169_mark_to_asic(desc, rx_buf_sz);
2161}
2162
15d31758
SH		 2163static struct sk_buff *rtl8169_alloc_rx_skb(struct pci_dev *pdev,
2164 struct net_device *dev,
2165 struct RxDesc *desc, int rx_buf_sz,
2166 unsigned int align)
1da177e4
LT		 2167{
2168 struct sk_buff *skb;
2169 dma_addr_t mapping;
e9f63f30 2170 unsigned int pad;
1da177e4 2171
e9f63f30
FR		 2172 pad = align ? align : NET_IP_ALIGN;
2173
2174 skb = netdev_alloc_skb(dev, rx_buf_sz + pad);
1da177e4
LT		 2175 if (!skb)
2176 goto err_out;
2177
e9f63f30 2178 skb_reserve(skb, align ? ((pad - 1) & (unsigned long)skb->data) : pad);
1da177e4 2179
689be439 2180 mapping = pci_map_single(pdev, skb->data, rx_buf_sz,
1da177e4
LT		 2181 PCI_DMA_FROMDEVICE);
2182
2183 rtl8169_map_to_asic(desc, mapping, rx_buf_sz);
1da177e4 2184out:
15d31758 2185 return skb;
1da177e4
LT		 2186
2187err_out:
1da177e4
LT		 2188 rtl8169_make_unusable_by_asic(desc);
2189 goto out;
2190}
2191
2192static void rtl8169_rx_clear(struct rtl8169_private *tp)
2193{
07d3f51f 2194 unsigned int i;
1da177e4
LT		 2195
2196 for (i = 0; i < NUM_RX_DESC; i++) {
2197 if (tp->Rx_skbuff[i]) {
2198 rtl8169_free_rx_skb(tp, tp->Rx_skbuff + i,
2199 tp->RxDescArray + i);
2200 }
2201 }
2202}
2203
2204static u32 rtl8169_rx_fill(struct rtl8169_private *tp, struct net_device *dev,
2205 u32 start, u32 end)
2206{
2207 u32 cur;
5b0384f4 2208
4ae47c2d 2209 for (cur = start; end - cur != 0; cur++) {
15d31758
SH		 2210 struct sk_buff *skb;
2211 unsigned int i = cur % NUM_RX_DESC;
1da177e4 2212
4ae47c2d
FR		 2213 WARN_ON((s32)(end - cur) < 0);
2214
1da177e4
LT		 2215 if (tp->Rx_skbuff[i])
2216 continue;
bcf0bf90 2217
15d31758
SH		 2218 skb = rtl8169_alloc_rx_skb(tp->pci_dev, dev,
2219 tp->RxDescArray + i,
2220 tp->rx_buf_sz, tp->align);
2221 if (!skb)
1da177e4 2222 break;
15d31758
SH		 2223
2224 tp->Rx_skbuff[i] = skb;
1da177e4
LT		 2225 }
2226 return cur - start;
2227}
2228
2229static inline void rtl8169_mark_as_last_descriptor(struct RxDesc *desc)
2230{
2231 desc->opts1 |= cpu_to_le32(RingEnd);
2232}
2233
2234static void rtl8169_init_ring_indexes(struct rtl8169_private *tp)
2235{
2236 tp->dirty_tx = tp->dirty_rx = tp->cur_tx = tp->cur_rx = 0;
2237}
2238
2239static int rtl8169_init_ring(struct net_device *dev)
2240{
2241 struct rtl8169_private *tp = netdev_priv(dev);
2242
2243 rtl8169_init_ring_indexes(tp);
2244
2245 memset(tp->tx_skb, 0x0, NUM_TX_DESC * sizeof(struct ring_info));
2246 memset(tp->Rx_skbuff, 0x0, NUM_RX_DESC * sizeof(struct sk_buff *));
2247
2248 if (rtl8169_rx_fill(tp, dev, 0, NUM_RX_DESC) != NUM_RX_DESC)
2249 goto err_out;
2250
2251 rtl8169_mark_as_last_descriptor(tp->RxDescArray + NUM_RX_DESC - 1);
2252
2253 return 0;
2254
2255err_out:
2256 rtl8169_rx_clear(tp);
2257 return -ENOMEM;
2258}
2259
2260static void rtl8169_unmap_tx_skb(struct pci_dev *pdev, struct ring_info *tx_skb,
2261 struct TxDesc *desc)
2262{
2263 unsigned int len = tx_skb->len;
2264
2265 pci_unmap_single(pdev, le64_to_cpu(desc->addr), len, PCI_DMA_TODEVICE);
2266 desc->opts1 = 0x00;
2267 desc->opts2 = 0x00;
2268 desc->addr = 0x00;
2269 tx_skb->len = 0;
2270}
2271
2272static void rtl8169_tx_clear(struct rtl8169_private *tp)
2273{
2274 unsigned int i;
2275
2276 for (i = tp->dirty_tx; i < tp->dirty_tx + NUM_TX_DESC; i++) {
2277 unsigned int entry = i % NUM_TX_DESC;
2278 struct ring_info *tx_skb = tp->tx_skb + entry;
2279 unsigned int len = tx_skb->len;
2280
2281 if (len) {
2282 struct sk_buff *skb = tx_skb->skb;
2283
2284 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb,
2285 tp->TxDescArray + entry);
2286 if (skb) {
2287 dev_kfree_skb(skb);
2288 tx_skb->skb = NULL;
2289 }
cebf8cc7 2290 tp->dev->stats.tx_dropped++;
1da177e4
LT		 2291 }
2292 }
2293 tp->cur_tx = tp->dirty_tx = 0;
2294}
2295
c4028958 2296static void rtl8169_schedule_work(struct net_device *dev, work_func_t task)
1da177e4
LT		 2297{
2298 struct rtl8169_private *tp = netdev_priv(dev);
2299
c4028958 2300 PREPARE_DELAYED_WORK(&tp->task, task);
1da177e4
LT		 2301 schedule_delayed_work(&tp->task, 4);
2302}
2303
2304static void rtl8169_wait_for_quiescence(struct net_device *dev)
2305{
2306 struct rtl8169_private *tp = netdev_priv(dev);
2307 void __iomem *ioaddr = tp->mmio_addr;
2308
2309 synchronize_irq(dev->irq);
2310
2311 /* Wait for any pending NAPI task to complete */
bea3348e
SH		 2312#ifdef CONFIG_R8169_NAPI
2313 napi_disable(&tp->napi);
2314#endif
1da177e4
LT		 2315
2316 rtl8169_irq_mask_and_ack(ioaddr);
2317
bea3348e
SH		 2318#ifdef CONFIG_R8169_NAPI
2319 napi_enable(&tp->napi);
2320#endif
1da177e4
LT		 2321}
2322
c4028958 2323static void rtl8169_reinit_task(struct work_struct *work)
1da177e4 2324{
c4028958
DH		 2325 struct rtl8169_private *tp =
2326 container_of(work, struct rtl8169_private, task.work);
2327 struct net_device *dev = tp->dev;
1da177e4
LT		 2328 int ret;
2329
eb2a021c
FR		 2330 rtnl_lock();
2331
2332 if (!netif_running(dev))
2333 goto out_unlock;
2334
2335 rtl8169_wait_for_quiescence(dev);
2336 rtl8169_close(dev);
1da177e4
LT		 2337
2338 ret = rtl8169_open(dev);
2339 if (unlikely(ret < 0)) {
07d3f51f 2340 if (net_ratelimit() && netif_msg_drv(tp)) {
53edbecd 2341 printk(KERN_ERR PFX "%s: reinit failure (status = %d)."
07d3f51f 2342 " Rescheduling.\n", dev->name, ret);
1da177e4
LT		 2343 }
2344 rtl8169_schedule_work(dev, rtl8169_reinit_task);
2345 }
eb2a021c
FR		 2346
2347out_unlock:
2348 rtnl_unlock();
1da177e4
LT		 2349}
2350
c4028958 2351static void rtl8169_reset_task(struct work_struct *work)
1da177e4 2352{
c4028958
DH		 2353 struct rtl8169_private *tp =
2354 container_of(work, struct rtl8169_private, task.work);
2355 struct net_device *dev = tp->dev;
1da177e4 2356
eb2a021c
FR		 2357 rtnl_lock();
2358
1da177e4 2359 if (!netif_running(dev))
eb2a021c 2360 goto out_unlock;
1da177e4
LT		 2361
2362 rtl8169_wait_for_quiescence(dev);
2363
bea3348e 2364 rtl8169_rx_interrupt(dev, tp, tp->mmio_addr, ~(u32)0);
1da177e4
LT		 2365 rtl8169_tx_clear(tp);
2366
2367 if (tp->dirty_rx == tp->cur_rx) {
2368 rtl8169_init_ring_indexes(tp);
07ce4064 2369 rtl_hw_start(dev);
1da177e4 2370 netif_wake_queue(dev);
cebf8cc7 2371 rtl8169_check_link_status(dev, tp, tp->mmio_addr);
1da177e4 2372 } else {
07d3f51f 2373 if (net_ratelimit() && netif_msg_intr(tp)) {
53edbecd 2374 printk(KERN_EMERG PFX "%s: Rx buffers shortage\n",
07d3f51f 2375 dev->name);
1da177e4
LT		 2376 }
2377 rtl8169_schedule_work(dev, rtl8169_reset_task);
2378 }
eb2a021c
FR		 2379
2380out_unlock:
2381 rtnl_unlock();
1da177e4
LT		 2382}
2383
2384static void rtl8169_tx_timeout(struct net_device *dev)
2385{
2386 struct rtl8169_private *tp = netdev_priv(dev);
2387
2388 rtl8169_hw_reset(tp->mmio_addr);
2389
2390 /* Let's wait a bit while any (async) irq lands on */
2391 rtl8169_schedule_work(dev, rtl8169_reset_task);
2392}
2393
2394static int rtl8169_xmit_frags(struct rtl8169_private *tp, struct sk_buff *skb,
2395 u32 opts1)
2396{
2397 struct skb_shared_info *info = skb_shinfo(skb);
2398 unsigned int cur_frag, entry;
a6343afb 2399 struct TxDesc * uninitialized_var(txd);
1da177e4
LT		 2400
2401 entry = tp->cur_tx;
2402 for (cur_frag = 0; cur_frag < info->nr_frags; cur_frag++) {
2403 skb_frag_t *frag = info->frags + cur_frag;
2404 dma_addr_t mapping;
2405 u32 status, len;
2406 void *addr;
2407
2408 entry = (entry + 1) % NUM_TX_DESC;
2409
2410 txd = tp->TxDescArray + entry;
2411 len = frag->size;
2412 addr = ((void *) page_address(frag->page)) + frag->page_offset;
2413 mapping = pci_map_single(tp->pci_dev, addr, len, PCI_DMA_TODEVICE);
2414
2415 /* anti gcc 2.95.3 bugware (sic) */
2416 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
2417
2418 txd->opts1 = cpu_to_le32(status);
2419 txd->addr = cpu_to_le64(mapping);
2420
2421 tp->tx_skb[entry].len = len;
2422 }
2423
2424 if (cur_frag) {
2425 tp->tx_skb[entry].skb = skb;
2426 txd->opts1 |= cpu_to_le32(LastFrag);
2427 }
2428
2429 return cur_frag;
2430}
2431
2432static inline u32 rtl8169_tso_csum(struct sk_buff *skb, struct net_device *dev)
2433{
2434 if (dev->features & NETIF_F_TSO) {
7967168c 2435 u32 mss = skb_shinfo(skb)->gso_size;
1da177e4
LT		 2436
2437 if (mss)
2438 return LargeSend | ((mss & MSSMask) << MSSShift);
2439 }
84fa7933 2440 if (skb->ip_summed == CHECKSUM_PARTIAL) {
eddc9ec5 2441 const struct iphdr *ip = ip_hdr(skb);
1da177e4
LT		 2442
2443 if (ip->protocol == IPPROTO_TCP)
2444 return IPCS | TCPCS;
2445 else if (ip->protocol == IPPROTO_UDP)
2446 return IPCS | UDPCS;
2447 WARN_ON(1); /* we need a WARN() */
2448 }
2449 return 0;
2450}
2451
2452static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev)
2453{
2454 struct rtl8169_private *tp = netdev_priv(dev);
2455 unsigned int frags, entry = tp->cur_tx % NUM_TX_DESC;
2456 struct TxDesc *txd = tp->TxDescArray + entry;
2457 void __iomem *ioaddr = tp->mmio_addr;
2458 dma_addr_t mapping;
2459 u32 status, len;
2460 u32 opts1;
188f4af0 2461 int ret = NETDEV_TX_OK;
5b0384f4 2462
1da177e4 2463 if (unlikely(TX_BUFFS_AVAIL(tp) < skb_shinfo(skb)->nr_frags)) {
b57b7e5a
SH		 2464 if (netif_msg_drv(tp)) {
2465 printk(KERN_ERR
2466 "%s: BUG! Tx Ring full when queue awake!\n",
2467 dev->name);
2468 }
1da177e4
LT		 2469 goto err_stop;
2470 }
2471
2472 if (unlikely(le32_to_cpu(txd->opts1) & DescOwn))
2473 goto err_stop;
2474
2475 opts1 = DescOwn | rtl8169_tso_csum(skb, dev);
2476
2477 frags = rtl8169_xmit_frags(tp, skb, opts1);
2478 if (frags) {
2479 len = skb_headlen(skb);
2480 opts1 |= FirstFrag;
2481 } else {
2482 len = skb->len;
2483
2484 if (unlikely(len < ETH_ZLEN)) {
5b057c6b 2485 if (skb_padto(skb, ETH_ZLEN))
1da177e4
LT		 2486 goto err_update_stats;
2487 len = ETH_ZLEN;
2488 }
2489
2490 opts1 |= FirstFrag | LastFrag;
2491 tp->tx_skb[entry].skb = skb;
2492 }
2493
2494 mapping = pci_map_single(tp->pci_dev, skb->data, len, PCI_DMA_TODEVICE);
2495
2496 tp->tx_skb[entry].len = len;
2497 txd->addr = cpu_to_le64(mapping);
2498 txd->opts2 = cpu_to_le32(rtl8169_tx_vlan_tag(tp, skb));
2499
2500 wmb();
2501
2502 /* anti gcc 2.95.3 bugware (sic) */
2503 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC));
2504 txd->opts1 = cpu_to_le32(status);
2505
2506 dev->trans_start = jiffies;
2507
2508 tp->cur_tx += frags + 1;
2509
2510 smp_wmb();
2511
275391a4 2512 RTL_W8(TxPoll, NPQ); /* set polling bit */
1da177e4
LT		 2513
2514 if (TX_BUFFS_AVAIL(tp) < MAX_SKB_FRAGS) {
2515 netif_stop_queue(dev);
2516 smp_rmb();
2517 if (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)
2518 netif_wake_queue(dev);
2519 }
2520
2521out:
2522 return ret;
2523
2524err_stop:
2525 netif_stop_queue(dev);
188f4af0 2526 ret = NETDEV_TX_BUSY;
1da177e4 2527err_update_stats:
cebf8cc7 2528 dev->stats.tx_dropped++;
1da177e4
LT		 2529 goto out;
2530}
2531
2532static void rtl8169_pcierr_interrupt(struct net_device *dev)
2533{
2534 struct rtl8169_private *tp = netdev_priv(dev);
2535 struct pci_dev *pdev = tp->pci_dev;
2536 void __iomem *ioaddr = tp->mmio_addr;
2537 u16 pci_status, pci_cmd;
2538
2539 pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd);
2540 pci_read_config_word(pdev, PCI_STATUS, &pci_status);
2541
b57b7e5a
SH		 2542 if (netif_msg_intr(tp)) {
2543 printk(KERN_ERR
2544 "%s: PCI error (cmd = 0x%04x, status = 0x%04x).\n",
2545 dev->name, pci_cmd, pci_status);
2546 }
1da177e4
LT		 2547
2548 /*
2549 * The recovery sequence below admits a very elaborated explanation:
2550 * - it seems to work;
d03902b8
FR		 2551 * - I did not see what else could be done;
2552 * - it makes iop3xx happy.
1da177e4
LT		 2553 *
2554 * Feel free to adjust to your needs.
2555 */
a27993f3 2556 if (pdev->broken_parity_status)
d03902b8
FR		 2557 pci_cmd &= ~PCI_COMMAND_PARITY;
2558 else
2559 pci_cmd |= PCI_COMMAND_SERR | PCI_COMMAND_PARITY;
2560
2561 pci_write_config_word(pdev, PCI_COMMAND, pci_cmd);
1da177e4
LT		 2562
2563 pci_write_config_word(pdev, PCI_STATUS,
2564 pci_status & (PCI_STATUS_DETECTED_PARITY |
2565 PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_REC_MASTER_ABORT |
2566 PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_SIG_TARGET_ABORT));
2567
2568 /* The infamous DAC f*ckup only happens at boot time */
2569 if ((tp->cp_cmd & PCIDAC) && !tp->dirty_rx && !tp->cur_rx) {
b57b7e5a
SH		 2570 if (netif_msg_intr(tp))
2571 printk(KERN_INFO "%s: disabling PCI DAC.\n", dev->name);
1da177e4
LT		 2572 tp->cp_cmd &= ~PCIDAC;
2573 RTL_W16(CPlusCmd, tp->cp_cmd);
2574 dev->features &= ~NETIF_F_HIGHDMA;
1da177e4
LT		 2575 }
2576
2577 rtl8169_hw_reset(ioaddr);
d03902b8
FR		 2578
2579 rtl8169_schedule_work(dev, rtl8169_reinit_task);
1da177e4
LT		 2580}
2581
07d3f51f
FR		 2582static void rtl8169_tx_interrupt(struct net_device *dev,
2583 struct rtl8169_private *tp,
2584 void __iomem *ioaddr)
1da177e4
LT		 2585{
2586 unsigned int dirty_tx, tx_left;
2587
1da177e4
LT		 2588 dirty_tx = tp->dirty_tx;
2589 smp_rmb();
2590 tx_left = tp->cur_tx - dirty_tx;
2591
2592 while (tx_left > 0) {
2593 unsigned int entry = dirty_tx % NUM_TX_DESC;
2594 struct ring_info *tx_skb = tp->tx_skb + entry;
2595 u32 len = tx_skb->len;
2596 u32 status;
2597
2598 rmb();
2599 status = le32_to_cpu(tp->TxDescArray[entry].opts1);
2600 if (status & DescOwn)
2601 break;
2602
cebf8cc7
FR		 2603 dev->stats.tx_bytes += len;
2604 dev->stats.tx_packets++;
1da177e4
LT		 2605
2606 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, tp->TxDescArray + entry);
2607
2608 if (status & LastFrag) {
2609 dev_kfree_skb_irq(tx_skb->skb);
2610 tx_skb->skb = NULL;
2611 }
2612 dirty_tx++;
2613 tx_left--;
2614 }
2615
2616 if (tp->dirty_tx != dirty_tx) {
2617 tp->dirty_tx = dirty_tx;
2618 smp_wmb();
2619 if (netif_queue_stopped(dev) &&
2620 (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)) {
2621 netif_wake_queue(dev);
2622 }
d78ae2dc
FR		 2623 /*
2624 * 8168 hack: TxPoll requests are lost when the Tx packets are
2625 * too close. Let's kick an extra TxPoll request when a burst
2626 * of start_xmit activity is detected (if it is not detected,
2627 * it is slow enough). -- FR
2628 */
2629 smp_rmb();
2630 if (tp->cur_tx != dirty_tx)
2631 RTL_W8(TxPoll, NPQ);
1da177e4
LT		 2632 }
2633}
2634
126fa4b9
FR		 2635static inline int rtl8169_fragmented_frame(u32 status)
2636{
2637 return (status & (FirstFrag | LastFrag)) != (FirstFrag | LastFrag);
2638}
2639
1da177e4
LT		 2640static inline void rtl8169_rx_csum(struct sk_buff *skb, struct RxDesc *desc)
2641{
2642 u32 opts1 = le32_to_cpu(desc->opts1);
2643 u32 status = opts1 & RxProtoMask;
2644
2645 if (((status == RxProtoTCP) && !(opts1 & TCPFail)) ||
2646 ((status == RxProtoUDP) && !(opts1 & UDPFail)) ||
2647 ((status == RxProtoIP) && !(opts1 & IPFail)))
2648 skb->ip_summed = CHECKSUM_UNNECESSARY;
2649 else
2650 skb->ip_summed = CHECKSUM_NONE;
2651}
2652
07d3f51f
FR		 2653static inline bool rtl8169_try_rx_copy(struct sk_buff **sk_buff,
2654 struct rtl8169_private *tp, int pkt_size,
2655 dma_addr_t addr)
1da177e4 2656{
b449655f
SH		 2657 struct sk_buff *skb;
2658 bool done = false;
1da177e4 2659
b449655f
SH		 2660 if (pkt_size >= rx_copybreak)
2661 goto out;
1da177e4 2662
07d3f51f 2663 skb = netdev_alloc_skb(tp->dev, pkt_size + NET_IP_ALIGN);
b449655f
SH		 2664 if (!skb)
2665 goto out;
2666
07d3f51f
FR		 2667 pci_dma_sync_single_for_cpu(tp->pci_dev, addr, pkt_size,
2668 PCI_DMA_FROMDEVICE);
86402234 2669 skb_reserve(skb, NET_IP_ALIGN);
b449655f
SH		 2670 skb_copy_from_linear_data(*sk_buff, skb->data, pkt_size);
2671 *sk_buff = skb;
2672 done = true;
2673out:
2674 return done;
1da177e4
LT		 2675}
2676
07d3f51f
FR		 2677static int rtl8169_rx_interrupt(struct net_device *dev,
2678 struct rtl8169_private *tp,
bea3348e 2679 void __iomem *ioaddr, u32 budget)
1da177e4
LT		 2680{
2681 unsigned int cur_rx, rx_left;
2682 unsigned int delta, count;
2683
1da177e4
LT		 2684 cur_rx = tp->cur_rx;
2685 rx_left = NUM_RX_DESC + tp->dirty_rx - cur_rx;
bea3348e 2686 rx_left = rtl8169_rx_quota(rx_left, budget);
1da177e4 2687
4dcb7d33 2688 for (; rx_left > 0; rx_left--, cur_rx++) {
1da177e4 2689 unsigned int entry = cur_rx % NUM_RX_DESC;
126fa4b9 2690 struct RxDesc *desc = tp->RxDescArray + entry;
1da177e4
LT		 2691 u32 status;
2692
2693 rmb();
126fa4b9 2694 status = le32_to_cpu(desc->opts1);
1da177e4
LT		 2695
2696 if (status & DescOwn)
2697 break;
4dcb7d33 2698 if (unlikely(status & RxRES)) {
b57b7e5a
SH		 2699 if (netif_msg_rx_err(tp)) {
2700 printk(KERN_INFO
2701 "%s: Rx ERROR. status = %08x\n",
2702 dev->name, status);
2703 }
cebf8cc7 2704 dev->stats.rx_errors++;
1da177e4 2705 if (status & (RxRWT | RxRUNT))
cebf8cc7 2706 dev->stats.rx_length_errors++;
1da177e4 2707 if (status & RxCRC)
cebf8cc7 2708 dev->stats.rx_crc_errors++;
9dccf611
FR		 2709 if (status & RxFOVF) {
2710 rtl8169_schedule_work(dev, rtl8169_reset_task);
cebf8cc7 2711 dev->stats.rx_fifo_errors++;
9dccf611 2712 }
126fa4b9 2713 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
1da177e4 2714 } else {
1da177e4 2715 struct sk_buff *skb = tp->Rx_skbuff[entry];
b449655f 2716 dma_addr_t addr = le64_to_cpu(desc->addr);
1da177e4 2717 int pkt_size = (status & 0x00001FFF) - 4;
b449655f 2718 struct pci_dev *pdev = tp->pci_dev;
1da177e4 2719
126fa4b9
FR		 2720 /*
2721 * The driver does not support incoming fragmented
2722 * frames. They are seen as a symptom of over-mtu
2723 * sized frames.
2724 */
2725 if (unlikely(rtl8169_fragmented_frame(status))) {
cebf8cc7
FR		 2726 dev->stats.rx_dropped++;
2727 dev->stats.rx_length_errors++;
126fa4b9 2728 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
4dcb7d33 2729 continue;
126fa4b9
FR		 2730 }
2731
1da177e4 2732 rtl8169_rx_csum(skb, desc);
bcf0bf90 2733
07d3f51f 2734 if (rtl8169_try_rx_copy(&skb, tp, pkt_size, addr)) {
b449655f
SH		 2735 pci_dma_sync_single_for_device(pdev, addr,
2736 pkt_size, PCI_DMA_FROMDEVICE);
2737 rtl8169_mark_to_asic(desc, tp->rx_buf_sz);
2738 } else {
2739 pci_unmap_single(pdev, addr, pkt_size,
2740 PCI_DMA_FROMDEVICE);
1da177e4
LT		 2741 tp->Rx_skbuff[entry] = NULL;
2742 }
2743
1da177e4
LT		 2744 skb_put(skb, pkt_size);
2745 skb->protocol = eth_type_trans(skb, dev);
2746
2747 if (rtl8169_rx_vlan_skb(tp, desc, skb) < 0)
2748 rtl8169_rx_skb(skb);
2749
2750 dev->last_rx = jiffies;
cebf8cc7
FR		 2751 dev->stats.rx_bytes += pkt_size;
2752 dev->stats.rx_packets++;
1da177e4 2753 }
6dccd16b
FR		 2754
2755 /* Work around for AMD plateform. */
2756 if ((desc->opts2 & 0xfffe000) &&
2757 (tp->mac_version == RTL_GIGA_MAC_VER_05)) {
2758 desc->opts2 = 0;
2759 cur_rx++;
2760 }
1da177e4
LT		 2761 }
2762
2763 count = cur_rx - tp->cur_rx;
2764 tp->cur_rx = cur_rx;
2765
2766 delta = rtl8169_rx_fill(tp, dev, tp->dirty_rx, tp->cur_rx);
b57b7e5a 2767 if (!delta && count && netif_msg_intr(tp))
1da177e4
LT		 2768 printk(KERN_INFO "%s: no Rx buffer allocated\n", dev->name);
2769 tp->dirty_rx += delta;
2770
2771 /*
2772 * FIXME: until there is periodic timer to try and refill the ring,
2773 * a temporary shortage may definitely kill the Rx process.
2774 * - disable the asic to try and avoid an overflow and kick it again
2775 * after refill ?
2776 * - how do others driver handle this condition (Uh oh...).
2777 */
b57b7e5a 2778 if ((tp->dirty_rx + NUM_RX_DESC == tp->cur_rx) && netif_msg_intr(tp))
1da177e4
LT		 2779 printk(KERN_EMERG "%s: Rx buffers exhausted\n", dev->name);
2780
2781 return count;
2782}
2783
07d3f51f 2784static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance)
1da177e4 2785{
07d3f51f 2786 struct net_device *dev = dev_instance;
1da177e4
LT		 2787 struct rtl8169_private *tp = netdev_priv(dev);
2788 int boguscnt = max_interrupt_work;
2789 void __iomem *ioaddr = tp->mmio_addr;
2790 int status;
2791 int handled = 0;
2792
2793 do {
2794 status = RTL_R16(IntrStatus);
2795
2796 /* hotplug/major error/no more work/shared irq */
2797 if ((status == 0xFFFF) || !status)
2798 break;
2799
2800 handled = 1;
2801
2802 if (unlikely(!netif_running(dev))) {
2803 rtl8169_asic_down(ioaddr);
2804 goto out;
2805 }
2806
2807 status &= tp->intr_mask;
2808 RTL_W16(IntrStatus,
2809 (status & RxFIFOOver) ? (status | RxOverflow) : status);
2810
0e485150
FR		 2811 if (!(status & tp->intr_event))
2812 break;
2813
2814 /* Work around for rx fifo overflow */
2815 if (unlikely(status & RxFIFOOver) &&
2816 (tp->mac_version == RTL_GIGA_MAC_VER_11)) {
2817 netif_stop_queue(dev);
2818 rtl8169_tx_timeout(dev);
1da177e4 2819 break;
0e485150 2820 }
1da177e4
LT		 2821
2822 if (unlikely(status & SYSErr)) {
2823 rtl8169_pcierr_interrupt(dev);
2824 break;
2825 }
2826
2827 if (status & LinkChg)
2828 rtl8169_check_link_status(dev, tp, ioaddr);
2829
2830#ifdef CONFIG_R8169_NAPI
313b0305
FR		 2831 if (status & tp->napi_event) {
2832 RTL_W16(IntrMask, tp->intr_event & ~tp->napi_event);
2833 tp->intr_mask = ~tp->napi_event;
2834
bea3348e
SH		 2835 if (likely(netif_rx_schedule_prep(dev, &tp->napi)))
2836 __netif_rx_schedule(dev, &tp->napi);
313b0305
FR		 2837 else if (netif_msg_intr(tp)) {
2838 printk(KERN_INFO "%s: interrupt %04x in poll\n",
2839 dev->name, status);
2840 }
1da177e4
LT		 2841 }
2842 break;
2843#else
2844 /* Rx interrupt */
07d3f51f 2845 if (status & (RxOK | RxOverflow | RxFIFOOver))
bea3348e 2846 rtl8169_rx_interrupt(dev, tp, ioaddr, ~(u32)0);
07d3f51f 2847
1da177e4
LT		 2848 /* Tx interrupt */
2849 if (status & (TxOK | TxErr))
2850 rtl8169_tx_interrupt(dev, tp, ioaddr);
2851#endif
2852
2853 boguscnt--;
2854 } while (boguscnt > 0);
2855
2856 if (boguscnt <= 0) {
7c8b2eb4 2857 if (netif_msg_intr(tp) && net_ratelimit() ) {
b57b7e5a
SH		 2858 printk(KERN_WARNING
2859 "%s: Too much work at interrupt!\n", dev->name);
2860 }
1da177e4
LT		 2861 /* Clear all interrupt sources. */
2862 RTL_W16(IntrStatus, 0xffff);
2863 }
2864out:
2865 return IRQ_RETVAL(handled);
2866}
2867
2868#ifdef CONFIG_R8169_NAPI
bea3348e 2869static int rtl8169_poll(struct napi_struct *napi, int budget)
1da177e4 2870{
bea3348e
SH		 2871 struct rtl8169_private *tp = container_of(napi, struct rtl8169_private, napi);
2872 struct net_device *dev = tp->dev;
1da177e4 2873 void __iomem *ioaddr = tp->mmio_addr;
bea3348e 2874 int work_done;
1da177e4 2875
bea3348e 2876 work_done = rtl8169_rx_interrupt(dev, tp, ioaddr, (u32) budget);
1da177e4
LT		 2877 rtl8169_tx_interrupt(dev, tp, ioaddr);
2878
bea3348e
SH		 2879 if (work_done < budget) {
2880 netif_rx_complete(dev, napi);
1da177e4
LT		 2881 tp->intr_mask = 0xffff;
2882 /*
2883 * 20040426: the barrier is not strictly required but the
2884 * behavior of the irq handler could be less predictable
2885 * without it. Btw, the lack of flush for the posted pci
2886 * write is safe - FR
2887 */
2888 smp_wmb();
0e485150 2889 RTL_W16(IntrMask, tp->intr_event);
1da177e4
LT		 2890 }
2891
bea3348e 2892 return work_done;
1da177e4
LT		 2893}
2894#endif
2895
2896static void rtl8169_down(struct net_device *dev)
2897{
2898 struct rtl8169_private *tp = netdev_priv(dev);
2899 void __iomem *ioaddr = tp->mmio_addr;
2900 unsigned int poll_locked = 0;
733b736c 2901 unsigned int intrmask;
1da177e4
LT		 2902
2903 rtl8169_delete_timer(dev);
2904
2905 netif_stop_queue(dev);
2906
1da177e4
LT		 2907core_down:
2908 spin_lock_irq(&tp->lock);
2909
2910 rtl8169_asic_down(ioaddr);
2911
2912 /* Update the error counts. */
cebf8cc7 2913 dev->stats.rx_missed_errors += RTL_R32(RxMissed);
1da177e4
LT		 2914 RTL_W32(RxMissed, 0);
2915
2916 spin_unlock_irq(&tp->lock);
2917
2918 synchronize_irq(dev->irq);
2919
2920 if (!poll_locked) {
bea3348e 2921 napi_disable(&tp->napi);
1da177e4
LT		 2922 poll_locked++;
2923 }
2924
2925 /* Give a racing hard_start_xmit a few cycles to complete. */
fbd568a3 2926 synchronize_sched(); /* FIXME: should this be synchronize_irq()? */
1da177e4
LT		 2927
2928 /*
2929 * And now for the 50k$ question: are IRQ disabled or not ?
2930 *
2931 * Two paths lead here:
2932 * 1) dev->close
2933 * -> netif_running() is available to sync the current code and the
2934 * IRQ handler. See rtl8169_interrupt for details.
2935 * 2) dev->change_mtu
2936 * -> rtl8169_poll can not be issued again and re-enable the
2937 * interruptions. Let's simply issue the IRQ down sequence again.
733b736c
AP		 2938 *
2939 * No loop if hotpluged or major error (0xffff).
1da177e4 2940 */
733b736c
AP		 2941 intrmask = RTL_R16(IntrMask);
2942 if (intrmask && (intrmask != 0xffff))
1da177e4
LT		 2943 goto core_down;
2944
2945 rtl8169_tx_clear(tp);
2946
2947 rtl8169_rx_clear(tp);
2948}
2949
2950static int rtl8169_close(struct net_device *dev)
2951{
2952 struct rtl8169_private *tp = netdev_priv(dev);
2953 struct pci_dev *pdev = tp->pci_dev;
2954
2955 rtl8169_down(dev);
2956
2957 free_irq(dev->irq, dev);
2958
1da177e4
LT		 2959 pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray,
2960 tp->RxPhyAddr);
2961 pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray,
2962 tp->TxPhyAddr);
2963 tp->TxDescArray = NULL;
2964 tp->RxDescArray = NULL;
2965
2966 return 0;
2967}
2968
07ce4064 2969static void rtl_set_rx_mode(struct net_device *dev)
1da177e4
LT		 2970{
2971 struct rtl8169_private *tp = netdev_priv(dev);
2972 void __iomem *ioaddr = tp->mmio_addr;
2973 unsigned long flags;
2974 u32 mc_filter[2]; /* Multicast hash filter */
07d3f51f 2975 int rx_mode;
1da177e4
LT		 2976 u32 tmp = 0;
2977
2978 if (dev->flags & IFF_PROMISC) {
2979 /* Unconditionally log net taps. */
b57b7e5a
SH		 2980 if (netif_msg_link(tp)) {
2981 printk(KERN_NOTICE "%s: Promiscuous mode enabled.\n",
2982 dev->name);
2983 }
1da177e4
LT		 2984 rx_mode =
2985 AcceptBroadcast | AcceptMulticast | AcceptMyPhys |
2986 AcceptAllPhys;
2987 mc_filter[1] = mc_filter[0] = 0xffffffff;
2988 } else if ((dev->mc_count > multicast_filter_limit)
2989 || (dev->flags & IFF_ALLMULTI)) {
2990 /* Too many to filter perfectly -- accept all multicasts. */
2991 rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys;
2992 mc_filter[1] = mc_filter[0] = 0xffffffff;
2993 } else {
2994 struct dev_mc_list *mclist;
07d3f51f
FR		 2995 unsigned int i;
2996
1da177e4
LT		 2997 rx_mode = AcceptBroadcast | AcceptMyPhys;
2998 mc_filter[1] = mc_filter[0] = 0;
2999 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count;
3000 i++, mclist = mclist->next) {
3001 int bit_nr = ether_crc(ETH_ALEN, mclist->dmi_addr) >> 26;
3002 mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31);
3003 rx_mode |= AcceptMulticast;
3004 }
3005 }
3006
3007 spin_lock_irqsave(&tp->lock, flags);
3008
3009 tmp = rtl8169_rx_config | rx_mode |
3010 (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask);
3011
bcf0bf90
FR		 3012 if ((tp->mac_version == RTL_GIGA_MAC_VER_11) ||
3013 (tp->mac_version == RTL_GIGA_MAC_VER_12) ||
3014 (tp->mac_version == RTL_GIGA_MAC_VER_13) ||
3015 (tp->mac_version == RTL_GIGA_MAC_VER_14) ||
e3cf0cc0
FR		 3016 (tp->mac_version == RTL_GIGA_MAC_VER_15) ||
3017 (tp->mac_version == RTL_GIGA_MAC_VER_16) ||
3018 (tp->mac_version == RTL_GIGA_MAC_VER_17)) {
bcf0bf90
FR		 3019 mc_filter[0] = 0xffffffff;
3020 mc_filter[1] = 0xffffffff;
3021 }
3022
1da177e4
LT		 3023 RTL_W32(MAR0 + 0, mc_filter[0]);
3024 RTL_W32(MAR0 + 4, mc_filter[1]);
3025
57a9f236
FR		 3026 RTL_W32(RxConfig, tmp);
3027
1da177e4
LT		 3028 spin_unlock_irqrestore(&tp->lock, flags);
3029}
3030
3031/**
3032 * rtl8169_get_stats - Get rtl8169 read/write statistics
3033 * @dev: The Ethernet Device to get statistics for
3034 *
3035 * Get TX/RX statistics for rtl8169
3036 */
3037static struct net_device_stats *rtl8169_get_stats(struct net_device *dev)
3038{
3039 struct rtl8169_private *tp = netdev_priv(dev);
3040 void __iomem *ioaddr = tp->mmio_addr;
3041 unsigned long flags;
3042
3043 if (netif_running(dev)) {
3044 spin_lock_irqsave(&tp->lock, flags);
cebf8cc7 3045 dev->stats.rx_missed_errors += RTL_R32(RxMissed);
1da177e4
LT		 3046 RTL_W32(RxMissed, 0);
3047 spin_unlock_irqrestore(&tp->lock, flags);
3048 }
5b0384f4 3049
cebf8cc7 3050 return &dev->stats;
1da177e4
LT		 3051}
3052
5d06a99f
FR		 3053#ifdef CONFIG_PM
3054
3055static int rtl8169_suspend(struct pci_dev *pdev, pm_message_t state)
3056{
3057 struct net_device *dev = pci_get_drvdata(pdev);
3058 struct rtl8169_private *tp = netdev_priv(dev);
3059 void __iomem *ioaddr = tp->mmio_addr;
3060
3061 if (!netif_running(dev))
1371fa6d 3062 goto out_pci_suspend;
5d06a99f
FR		 3063
3064 netif_device_detach(dev);
3065 netif_stop_queue(dev);
3066
3067 spin_lock_irq(&tp->lock);
3068
3069 rtl8169_asic_down(ioaddr);
3070
cebf8cc7 3071 dev->stats.rx_missed_errors += RTL_R32(RxMissed);
5d06a99f
FR		 3072 RTL_W32(RxMissed, 0);
3073
3074 spin_unlock_irq(&tp->lock);
3075
1371fa6d 3076out_pci_suspend:
5d06a99f 3077 pci_save_state(pdev);
f23e7fda
FR		 3078 pci_enable_wake(pdev, pci_choose_state(pdev, state),
3079 (tp->features & RTL_FEATURE_WOL) ? 1 : 0);
5d06a99f 3080 pci_set_power_state(pdev, pci_choose_state(pdev, state));
1371fa6d 3081
5d06a99f
FR		 3082 return 0;
3083}
3084
3085static int rtl8169_resume(struct pci_dev *pdev)
3086{
3087 struct net_device *dev = pci_get_drvdata(pdev);
3088
1371fa6d
FR		 3089 pci_set_power_state(pdev, PCI_D0);
3090 pci_restore_state(pdev);
3091 pci_enable_wake(pdev, PCI_D0, 0);
3092
5d06a99f
FR		 3093 if (!netif_running(dev))
3094 goto out;
3095
3096 netif_device_attach(dev);
3097
5d06a99f
FR		 3098 rtl8169_schedule_work(dev, rtl8169_reset_task);
3099out:
3100 return 0;
3101}
3102
3103#endif /* CONFIG_PM */
3104
1da177e4
LT		 3105static struct pci_driver rtl8169_pci_driver = {
3106 .name = MODULENAME,
3107 .id_table = rtl8169_pci_tbl,
3108 .probe = rtl8169_init_one,
3109 .remove = __devexit_p(rtl8169_remove_one),
3110#ifdef CONFIG_PM
3111 .suspend = rtl8169_suspend,
3112 .resume = rtl8169_resume,
3113#endif
3114};
3115
07d3f51f 3116static int __init rtl8169_init_module(void)
1da177e4 3117{
29917620 3118 return pci_register_driver(&rtl8169_pci_driver);
1da177e4
LT		 3119}
3120
07d3f51f 3121static void __exit rtl8169_cleanup_module(void)
1da177e4
LT		 3122{
3123 pci_unregister_driver(&rtl8169_pci_driver);
3124}
3125
3126module_init(rtl8169_init_module);
3127module_exit(rtl8169_cleanup_module);
Clone of davem's net-next-2.6 tree