]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/net/ixgbe/ixgbe_main.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ixgbe: potential null dereference
[net-next-2.6.git] / drivers / net / ixgbe / ixgbe_main.c
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
8c47eaa7 4 Copyright(c) 1999 - 2010 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
9a799d71
AK		 23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28#include <linux/types.h>
29#include <linux/module.h>
30#include <linux/pci.h>
31#include <linux/netdevice.h>
32#include <linux/vmalloc.h>
33#include <linux/string.h>
34#include <linux/in.h>
35#include <linux/ip.h>
36#include <linux/tcp.h>
60127865 37#include <linux/pkt_sched.h>
9a799d71 38#include <linux/ipv6.h>
5a0e3ad6 39#include <linux/slab.h>
9a799d71
AK		 40#include <net/checksum.h>
41#include <net/ip6_checksum.h>
42#include <linux/ethtool.h>
43#include <linux/if_vlan.h>
eacd73f7 44#include <scsi/fc/fc_fcoe.h>
9a799d71
AK		 45
46#include "ixgbe.h"
47#include "ixgbe_common.h"
ee5f784a 48#include "ixgbe_dcb_82599.h"
1cdd1ec8 49#include "ixgbe_sriov.h"
9a799d71
AK		 50
51char ixgbe_driver_name[] = "ixgbe";
9c8eb720 52static const char ixgbe_driver_string[] =
b4617240 53 "Intel(R) 10 Gigabit PCI Express Network Driver";
9a799d71 54
99faf68e 55#define DRV_VERSION "2.0.84-k2"
9c8eb720 56const char ixgbe_driver_version[] = DRV_VERSION;
8c47eaa7 57static char ixgbe_copyright[] = "Copyright (c) 1999-2010 Intel Corporation.";
9a799d71
AK		 58
59static const struct ixgbe_info *ixgbe_info_tbl[] = {
b4617240 60 [board_82598] = &ixgbe_82598_info,
e8e26350 61 [board_82599] = &ixgbe_82599_info,
9a799d71
AK		 62};
63
64/* ixgbe_pci_tbl - PCI Device ID Table
65 *
66 * Wildcard entries (PCI_ANY_ID) should come last
67 * Last entry must be all 0s
68 *
69 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
70 * Class, Class Mask, private data (not used) }
71 */
a3aa1884 72static DEFINE_PCI_DEVICE_TABLE(ixgbe_pci_tbl) = {
1e336d0f
DS		 73 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598),
74 board_82598 },
9a799d71 75 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_DUAL_PORT),
3957d63d 76 board_82598 },
9a799d71 77 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_SINGLE_PORT),
3957d63d 78 board_82598 },
0befdb3e
JB		 79 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT),
80 board_82598 },
3845bec0
PWJ		 81 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT2),
82 board_82598 },
9a799d71 83 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_CX4),
3957d63d 84 board_82598 },
8d792cd9
JB		 85 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_CX4_DUAL_PORT),
86 board_82598 },
c4900be0
DS		 87 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_DA_DUAL_PORT),
88 board_82598 },
89 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM),
90 board_82598 },
b95f5fcb
JB		 91 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_XF_LR),
92 board_82598 },
c4900be0
DS		 93 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_SFP_LOM),
94 board_82598 },
2f21bdd3
DS		 95 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_BX),
96 board_82598 },
e8e26350
PW		 97 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4),
98 board_82599 },
1fcf03e6
PWJ		 99 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_XAUI_LOM),
100 board_82599 },
74757d49
DS		 101 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KR),
102 board_82599 },
e8e26350
PW		 103 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP),
104 board_82599 },
38ad1c8e
DS		 105 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_EM),
106 board_82599 },
dbfec662
DS		 107 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4_MEZZ),
108 board_82599 },
8911184f
PWJ		 109 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_CX4),
110 board_82599 },
119fc60a
MC		 111 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_T3_LOM),
112 board_82599 },
312eb931
DS		 113 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_COMBO_BACKPLANE),
114 board_82599 },
9a799d71
AK		 115
116 /* required last entry */
117 {0, }
118};
119MODULE_DEVICE_TABLE(pci, ixgbe_pci_tbl);
120
5dd2d332 121#ifdef CONFIG_IXGBE_DCA
bd0362dd 122static int ixgbe_notify_dca(struct notifier_block *, unsigned long event,
b4617240 123 void *p);
bd0362dd
JC		 124static struct notifier_block dca_notifier = {
125 .notifier_call = ixgbe_notify_dca,
126 .next = NULL,
127 .priority = 0
128};
129#endif
130
1cdd1ec8
GR		 131#ifdef CONFIG_PCI_IOV
132static unsigned int max_vfs;
133module_param(max_vfs, uint, 0);
134MODULE_PARM_DESC(max_vfs, "Maximum number of virtual functions to allocate "
135 "per physical function");
136#endif /* CONFIG_PCI_IOV */
137
9a799d71
AK		 138MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
139MODULE_DESCRIPTION("Intel(R) 10 Gigabit PCI Express Network Driver");
140MODULE_LICENSE("GPL");
141MODULE_VERSION(DRV_VERSION);
142
143#define DEFAULT_DEBUG_LEVEL_SHIFT 3
144
1cdd1ec8
GR		 145static inline void ixgbe_disable_sriov(struct ixgbe_adapter *adapter)
146{
147 struct ixgbe_hw *hw = &adapter->hw;
148 u32 gcr;
149 u32 gpie;
150 u32 vmdctl;
151
152#ifdef CONFIG_PCI_IOV
153 /* disable iov and allow time for transactions to clear */
154 pci_disable_sriov(adapter->pdev);
155#endif
156
157 /* turn off device IOV mode */
158 gcr = IXGBE_READ_REG(hw, IXGBE_GCR_EXT);
159 gcr &= ~(IXGBE_GCR_EXT_SRIOV);
160 IXGBE_WRITE_REG(hw, IXGBE_GCR_EXT, gcr);
161 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
162 gpie &= ~IXGBE_GPIE_VTMODE_MASK;
163 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
164
165 /* set default pool back to 0 */
166 vmdctl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
167 vmdctl &= ~IXGBE_VT_CTL_POOL_MASK;
168 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, vmdctl);
169
170 /* take a breather then clean up driver data */
171 msleep(100);
172 if (adapter->vfinfo)
173 kfree(adapter->vfinfo);
174 adapter->vfinfo = NULL;
175
176 adapter->num_vfs = 0;
177 adapter->flags &= ~IXGBE_FLAG_SRIOV_ENABLED;
178}
179
dcd79aeb
TI		 180struct ixgbe_reg_info {
181 u32 ofs;
182 char *name;
183};
184
185static const struct ixgbe_reg_info ixgbe_reg_info_tbl[] = {
186
187 /* General Registers */
188 {IXGBE_CTRL, "CTRL"},
189 {IXGBE_STATUS, "STATUS"},
190 {IXGBE_CTRL_EXT, "CTRL_EXT"},
191
192 /* Interrupt Registers */
193 {IXGBE_EICR, "EICR"},
194
195 /* RX Registers */
196 {IXGBE_SRRCTL(0), "SRRCTL"},
197 {IXGBE_DCA_RXCTRL(0), "DRXCTL"},
198 {IXGBE_RDLEN(0), "RDLEN"},
199 {IXGBE_RDH(0), "RDH"},
200 {IXGBE_RDT(0), "RDT"},
201 {IXGBE_RXDCTL(0), "RXDCTL"},
202 {IXGBE_RDBAL(0), "RDBAL"},
203 {IXGBE_RDBAH(0), "RDBAH"},
204
205 /* TX Registers */
206 {IXGBE_TDBAL(0), "TDBAL"},
207 {IXGBE_TDBAH(0), "TDBAH"},
208 {IXGBE_TDLEN(0), "TDLEN"},
209 {IXGBE_TDH(0), "TDH"},
210 {IXGBE_TDT(0), "TDT"},
211 {IXGBE_TXDCTL(0), "TXDCTL"},
212
213 /* List Terminator */
214 {}
215};
216
217
218/*
219 * ixgbe_regdump - register printout routine
220 */
221static void ixgbe_regdump(struct ixgbe_hw *hw, struct ixgbe_reg_info *reginfo)
222{
223 int i = 0, j = 0;
224 char rname[16];
225 u32 regs[64];
226
227 switch (reginfo->ofs) {
228 case IXGBE_SRRCTL(0):
229 for (i = 0; i < 64; i++)
230 regs[i] = IXGBE_READ_REG(hw, IXGBE_SRRCTL(i));
231 break;
232 case IXGBE_DCA_RXCTRL(0):
233 for (i = 0; i < 64; i++)
234 regs[i] = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
235 break;
236 case IXGBE_RDLEN(0):
237 for (i = 0; i < 64; i++)
238 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDLEN(i));
239 break;
240 case IXGBE_RDH(0):
241 for (i = 0; i < 64; i++)
242 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDH(i));
243 break;
244 case IXGBE_RDT(0):
245 for (i = 0; i < 64; i++)
246 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDT(i));
247 break;
248 case IXGBE_RXDCTL(0):
249 for (i = 0; i < 64; i++)
250 regs[i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i));
251 break;
252 case IXGBE_RDBAL(0):
253 for (i = 0; i < 64; i++)
254 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAL(i));
255 break;
256 case IXGBE_RDBAH(0):
257 for (i = 0; i < 64; i++)
258 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAH(i));
259 break;
260 case IXGBE_TDBAL(0):
261 for (i = 0; i < 64; i++)
262 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAL(i));
263 break;
264 case IXGBE_TDBAH(0):
265 for (i = 0; i < 64; i++)
266 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAH(i));
267 break;
268 case IXGBE_TDLEN(0):
269 for (i = 0; i < 64; i++)
270 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDLEN(i));
271 break;
272 case IXGBE_TDH(0):
273 for (i = 0; i < 64; i++)
274 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDH(i));
275 break;
276 case IXGBE_TDT(0):
277 for (i = 0; i < 64; i++)
278 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDT(i));
279 break;
280 case IXGBE_TXDCTL(0):
281 for (i = 0; i < 64; i++)
282 regs[i] = IXGBE_READ_REG(hw, IXGBE_TXDCTL(i));
283 break;
284 default:
285 printk(KERN_INFO "%-15s %08x\n", reginfo->name,
286 IXGBE_READ_REG(hw, reginfo->ofs));
287 return;
288 }
289
290 for (i = 0; i < 8; i++) {
291 snprintf(rname, 16, "%s[%d-%d]", reginfo->name, i*8, i*8+7);
292 printk(KERN_ERR "%-15s ", rname);
293 for (j = 0; j < 8; j++)
294 printk(KERN_CONT "%08x ", regs[i*8+j]);
295 printk(KERN_CONT "\n");
296 }
297
298}
299
300/*
301 * ixgbe_dump - Print registers, tx-rings and rx-rings
302 */
303static void ixgbe_dump(struct ixgbe_adapter *adapter)
304{
305 struct net_device *netdev = adapter->netdev;
306 struct ixgbe_hw *hw = &adapter->hw;
307 struct ixgbe_reg_info *reginfo;
308 int n = 0;
309 struct ixgbe_ring *tx_ring;
310 struct ixgbe_tx_buffer *tx_buffer_info;
311 union ixgbe_adv_tx_desc *tx_desc;
312 struct my_u0 { u64 a; u64 b; } *u0;
313 struct ixgbe_ring *rx_ring;
314 union ixgbe_adv_rx_desc *rx_desc;
315 struct ixgbe_rx_buffer *rx_buffer_info;
316 u32 staterr;
317 int i = 0;
318
319 if (!netif_msg_hw(adapter))
320 return;
321
322 /* Print netdevice Info */
323 if (netdev) {
324 dev_info(&adapter->pdev->dev, "Net device Info\n");
325 printk(KERN_INFO "Device Name state "
326 "trans_start last_rx\n");
327 printk(KERN_INFO "%-15s %016lX %016lX %016lX\n",
328 netdev->name,
329 netdev->state,
330 netdev->trans_start,
331 netdev->last_rx);
332 }
333
334 /* Print Registers */
335 dev_info(&adapter->pdev->dev, "Register Dump\n");
336 printk(KERN_INFO " Register Name Value\n");
337 for (reginfo = (struct ixgbe_reg_info *)ixgbe_reg_info_tbl;
338 reginfo->name; reginfo++) {
339 ixgbe_regdump(hw, reginfo);
340 }
341
342 /* Print TX Ring Summary */
343 if (!netdev || !netif_running(netdev))
344 goto exit;
345
346 dev_info(&adapter->pdev->dev, "TX Rings Summary\n");
347 printk(KERN_INFO "Queue [NTU] [NTC] [bi(ntc)->dma ] "
348 "leng ntw timestamp\n");
349 for (n = 0; n < adapter->num_tx_queues; n++) {
350 tx_ring = adapter->tx_ring[n];
351 tx_buffer_info =
352 &tx_ring->tx_buffer_info[tx_ring->next_to_clean];
353 printk(KERN_INFO " %5d %5X %5X %016llX %04X %3X %016llX\n",
354 n, tx_ring->next_to_use, tx_ring->next_to_clean,
355 (u64)tx_buffer_info->dma,
356 tx_buffer_info->length,
357 tx_buffer_info->next_to_watch,
358 (u64)tx_buffer_info->time_stamp);
359 }
360
361 /* Print TX Rings */
362 if (!netif_msg_tx_done(adapter))
363 goto rx_ring_summary;
364
365 dev_info(&adapter->pdev->dev, "TX Rings Dump\n");
366
367 /* Transmit Descriptor Formats
368 *
369 * Advanced Transmit Descriptor
370 * +--------------------------------------------------------------+
371 * 0 | Buffer Address [63:0] |
372 * +--------------------------------------------------------------+
373 * 8 | PAYLEN | PORTS | IDX | STA | DCMD |DTYP | RSV | DTALEN |
374 * +--------------------------------------------------------------+
375 * 63 46 45 40 39 36 35 32 31 24 23 20 19 0
376 */
377
378 for (n = 0; n < adapter->num_tx_queues; n++) {
379 tx_ring = adapter->tx_ring[n];
380 printk(KERN_INFO "------------------------------------\n");
381 printk(KERN_INFO "TX QUEUE INDEX = %d\n", tx_ring->queue_index);
382 printk(KERN_INFO "------------------------------------\n");
383 printk(KERN_INFO "T [desc] [address 63:0 ] "
384 "[PlPOIdStDDt Ln] [bi->dma ] "
385 "leng ntw timestamp bi->skb\n");
386
387 for (i = 0; tx_ring->desc && (i < tx_ring->count); i++) {
388 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i);
389 tx_buffer_info = &tx_ring->tx_buffer_info[i];
390 u0 = (struct my_u0 *)tx_desc;
391 printk(KERN_INFO "T [0x%03X] %016llX %016llX %016llX"
392 " %04X %3X %016llX %p", i,
393 le64_to_cpu(u0->a),
394 le64_to_cpu(u0->b),
395 (u64)tx_buffer_info->dma,
396 tx_buffer_info->length,
397 tx_buffer_info->next_to_watch,
398 (u64)tx_buffer_info->time_stamp,
399 tx_buffer_info->skb);
400 if (i == tx_ring->next_to_use &&
401 i == tx_ring->next_to_clean)
402 printk(KERN_CONT " NTC/U\n");
403 else if (i == tx_ring->next_to_use)
404 printk(KERN_CONT " NTU\n");
405 else if (i == tx_ring->next_to_clean)
406 printk(KERN_CONT " NTC\n");
407 else
408 printk(KERN_CONT "\n");
409
410 if (netif_msg_pktdata(adapter) &&
411 tx_buffer_info->dma != 0)
412 print_hex_dump(KERN_INFO, "",
413 DUMP_PREFIX_ADDRESS, 16, 1,
414 phys_to_virt(tx_buffer_info->dma),
415 tx_buffer_info->length, true);
416 }
417 }
418
419 /* Print RX Rings Summary */
420rx_ring_summary:
421 dev_info(&adapter->pdev->dev, "RX Rings Summary\n");
422 printk(KERN_INFO "Queue [NTU] [NTC]\n");
423 for (n = 0; n < adapter->num_rx_queues; n++) {
424 rx_ring = adapter->rx_ring[n];
425 printk(KERN_INFO "%5d %5X %5X\n", n,
426 rx_ring->next_to_use, rx_ring->next_to_clean);
427 }
428
429 /* Print RX Rings */
430 if (!netif_msg_rx_status(adapter))
431 goto exit;
432
433 dev_info(&adapter->pdev->dev, "RX Rings Dump\n");
434
435 /* Advanced Receive Descriptor (Read) Format
436 * 63 1 0
437 * +-----------------------------------------------------+
438 * 0 | Packet Buffer Address [63:1] |A0/NSE|
439 * +----------------------------------------------+------+
440 * 8 | Header Buffer Address [63:1] | DD |
441 * +-----------------------------------------------------+
442 *
443 *
444 * Advanced Receive Descriptor (Write-Back) Format
445 *
446 * 63 48 47 32 31 30 21 20 16 15 4 3 0
447 * +------------------------------------------------------+
448 * 0 | Packet IP |SPH| HDR_LEN | RSV|Packet| RSS |
449 * | Checksum Ident | | | | Type | Type |
450 * +------------------------------------------------------+
451 * 8 | VLAN Tag | Length | Extended Error | Extended Status |
452 * +------------------------------------------------------+
453 * 63 48 47 32 31 20 19 0
454 */
455 for (n = 0; n < adapter->num_rx_queues; n++) {
456 rx_ring = adapter->rx_ring[n];
457 printk(KERN_INFO "------------------------------------\n");
458 printk(KERN_INFO "RX QUEUE INDEX = %d\n", rx_ring->queue_index);
459 printk(KERN_INFO "------------------------------------\n");
460 printk(KERN_INFO "R [desc] [ PktBuf A0] "
461 "[ HeadBuf DD] [bi->dma ] [bi->skb] "
462 "<-- Adv Rx Read format\n");
463 printk(KERN_INFO "RWB[desc] [PcsmIpSHl PtRs] "
464 "[vl er S cks ln] ---------------- [bi->skb] "
465 "<-- Adv Rx Write-Back format\n");
466
467 for (i = 0; i < rx_ring->count; i++) {
468 rx_buffer_info = &rx_ring->rx_buffer_info[i];
469 rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i);
470 u0 = (struct my_u0 *)rx_desc;
471 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
472 if (staterr & IXGBE_RXD_STAT_DD) {
473 /* Descriptor Done */
474 printk(KERN_INFO "RWB[0x%03X] %016llX "
475 "%016llX ---------------- %p", i,
476 le64_to_cpu(u0->a),
477 le64_to_cpu(u0->b),
478 rx_buffer_info->skb);
479 } else {
480 printk(KERN_INFO "R [0x%03X] %016llX "
481 "%016llX %016llX %p", i,
482 le64_to_cpu(u0->a),
483 le64_to_cpu(u0->b),
484 (u64)rx_buffer_info->dma,
485 rx_buffer_info->skb);
486
487 if (netif_msg_pktdata(adapter)) {
488 print_hex_dump(KERN_INFO, "",
489 DUMP_PREFIX_ADDRESS, 16, 1,
490 phys_to_virt(rx_buffer_info->dma),
491 rx_ring->rx_buf_len, true);
492
493 if (rx_ring->rx_buf_len
494 < IXGBE_RXBUFFER_2048)
495 print_hex_dump(KERN_INFO, "",
496 DUMP_PREFIX_ADDRESS, 16, 1,
497 phys_to_virt(
498 rx_buffer_info->page_dma +
499 rx_buffer_info->page_offset
500 ),
501 PAGE_SIZE/2, true);
502 }
503 }
504
505 if (i == rx_ring->next_to_use)
506 printk(KERN_CONT " NTU\n");
507 else if (i == rx_ring->next_to_clean)
508 printk(KERN_CONT " NTC\n");
509 else
510 printk(KERN_CONT "\n");
511
512 }
513 }
514
515exit:
516 return;
517}
518
5eba3699
AV		 519static void ixgbe_release_hw_control(struct ixgbe_adapter *adapter)
520{
521 u32 ctrl_ext;
522
523 /* Let firmware take over control of h/w */
524 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
525 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
b4617240 526 ctrl_ext & ~IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699
AV		 527}
528
529static void ixgbe_get_hw_control(struct ixgbe_adapter *adapter)
530{
531 u32 ctrl_ext;
532
533 /* Let firmware know the driver has taken over */
534 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
535 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
b4617240 536 ctrl_ext | IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699 537}
9a799d71 538
e8e26350
PW		 539/*
540 * ixgbe_set_ivar - set the IVAR registers, mapping interrupt causes to vectors
541 * @adapter: pointer to adapter struct
542 * @direction: 0 for Rx, 1 for Tx, -1 for other causes
543 * @queue: queue to map the corresponding interrupt to
544 * @msix_vector: the vector to map to the corresponding queue
545 *
546 */
547static void ixgbe_set_ivar(struct ixgbe_adapter *adapter, s8 direction,
548 u8 queue, u8 msix_vector)
9a799d71
AK		 549{
550 u32 ivar, index;
e8e26350
PW		 551 struct ixgbe_hw *hw = &adapter->hw;
552 switch (hw->mac.type) {
553 case ixgbe_mac_82598EB:
554 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
555 if (direction == -1)
556 direction = 0;
557 index = (((direction * 64) + queue) >> 2) & 0x1F;
558 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(index));
559 ivar &= ~(0xFF << (8 * (queue & 0x3)));
560 ivar |= (msix_vector << (8 * (queue & 0x3)));
561 IXGBE_WRITE_REG(hw, IXGBE_IVAR(index), ivar);
562 break;
563 case ixgbe_mac_82599EB:
564 if (direction == -1) {
565 /* other causes */
566 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
567 index = ((queue & 1) * 8);
568 ivar = IXGBE_READ_REG(&adapter->hw, IXGBE_IVAR_MISC);
569 ivar &= ~(0xFF << index);
570 ivar |= (msix_vector << index);
571 IXGBE_WRITE_REG(&adapter->hw, IXGBE_IVAR_MISC, ivar);
572 break;
573 } else {
574 /* tx or rx causes */
575 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
576 index = ((16 * (queue & 1)) + (8 * direction));
577 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(queue >> 1));
578 ivar &= ~(0xFF << index);
579 ivar |= (msix_vector << index);
580 IXGBE_WRITE_REG(hw, IXGBE_IVAR(queue >> 1), ivar);
581 break;
582 }
583 default:
584 break;
585 }
9a799d71
AK		 586}
587
fe49f04a
AD		 588static inline void ixgbe_irq_rearm_queues(struct ixgbe_adapter *adapter,
589 u64 qmask)
590{
591 u32 mask;
592
593 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
594 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
595 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, mask);
596 } else {
597 mask = (qmask & 0xFFFFFFFF);
598 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(0), mask);
599 mask = (qmask >> 32);
600 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(1), mask);
601 }
602}
603
9a799d71 604static void ixgbe_unmap_and_free_tx_resource(struct ixgbe_adapter *adapter,
b4617240
PW		 605 struct ixgbe_tx_buffer
606 *tx_buffer_info)
9a799d71 607{
e5a43549
AD		 608 if (tx_buffer_info->dma) {
609 if (tx_buffer_info->mapped_as_page)
1b507730 610 dma_unmap_page(&adapter->pdev->dev,
e5a43549
AD		 611 tx_buffer_info->dma,
612 tx_buffer_info->length,
1b507730 613 DMA_TO_DEVICE);
e5a43549 614 else
1b507730 615 dma_unmap_single(&adapter->pdev->dev,
e5a43549
AD		 616 tx_buffer_info->dma,
617 tx_buffer_info->length,
1b507730 618 DMA_TO_DEVICE);
e5a43549
AD		 619 tx_buffer_info->dma = 0;
620 }
9a799d71
AK		 621 if (tx_buffer_info->skb) {
622 dev_kfree_skb_any(tx_buffer_info->skb);
623 tx_buffer_info->skb = NULL;
624 }
44df32c5 625 tx_buffer_info->time_stamp = 0;
9a799d71
AK		 626 /* tx_buffer_info must be completely set up in the transmit path */
627}
628
26f23d82 629/**
7483d9dd 630 * ixgbe_tx_xon_state - check the tx ring xon state
26f23d82
YZ		 631 * @adapter: the ixgbe adapter
632 * @tx_ring: the corresponding tx_ring
633 *
634 * If not in DCB mode, checks TFCS.TXOFF, otherwise, find out the
635 * corresponding TC of this tx_ring when checking TFCS.
636 *
7483d9dd 637 * Returns : true if in xon state (currently not paused)
26f23d82 638 */
7483d9dd 639static inline bool ixgbe_tx_xon_state(struct ixgbe_adapter *adapter,
26f23d82
YZ		 640 struct ixgbe_ring *tx_ring)
641{
26f23d82
YZ		 642 u32 txoff = IXGBE_TFCS_TXOFF;
643
644#ifdef CONFIG_IXGBE_DCB
ca739481 645 if (adapter->dcb_cfg.pfc_mode_enable) {
30b76832 646 int tc;
26f23d82
YZ		 647 int reg_idx = tx_ring->reg_idx;
648 int dcb_i = adapter->ring_feature[RING_F_DCB].indices;
649
6837e895
PW		 650 switch (adapter->hw.mac.type) {
651 case ixgbe_mac_82598EB:
26f23d82
YZ		 652 tc = reg_idx >> 2;
653 txoff = IXGBE_TFCS_TXOFF0;
6837e895
PW		 654 break;
655 case ixgbe_mac_82599EB:
26f23d82
YZ		 656 tc = 0;
657 txoff = IXGBE_TFCS_TXOFF;
658 if (dcb_i == 8) {
659 /* TC0, TC1 */
660 tc = reg_idx >> 5;
661 if (tc == 2) /* TC2, TC3 */
662 tc += (reg_idx - 64) >> 4;
663 else if (tc == 3) /* TC4, TC5, TC6, TC7 */
664 tc += 1 + ((reg_idx - 96) >> 3);
665 } else if (dcb_i == 4) {
666 /* TC0, TC1 */
667 tc = reg_idx >> 6;
668 if (tc == 1) {
669 tc += (reg_idx - 64) >> 5;
670 if (tc == 2) /* TC2, TC3 */
671 tc += (reg_idx - 96) >> 4;
672 }
673 }
6837e895
PW		 674 break;
675 default:
676 tc = 0;
26f23d82
YZ		 677 }
678 txoff <<= tc;
679 }
680#endif
681 return IXGBE_READ_REG(&adapter->hw, IXGBE_TFCS) & txoff;
682}
683
9a799d71 684static inline bool ixgbe_check_tx_hang(struct ixgbe_adapter *adapter,
b4617240
PW		 685 struct ixgbe_ring *tx_ring,
686 unsigned int eop)
9a799d71 687{
e01c31a5 688 struct ixgbe_hw *hw = &adapter->hw;
e01c31a5 689
9a799d71 690 /* Detect a transmit hang in hardware, this serializes the
e01c31a5 691 * check with the clearing of time_stamp and movement of eop */
9a799d71 692 adapter->detect_tx_hung = false;
44df32c5 693 if (tx_ring->tx_buffer_info[eop].time_stamp &&
9a799d71 694 time_after(jiffies, tx_ring->tx_buffer_info[eop].time_stamp + HZ) &&
7483d9dd 695 ixgbe_tx_xon_state(adapter, tx_ring)) {
9a799d71 696 /* detected Tx unit hang */
e01c31a5
JB		 697 union ixgbe_adv_tx_desc *tx_desc;
698 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, eop);
396e799c 699 e_err(drv, "Detected Tx Unit Hang\n"
849c4542
ET		 700 " Tx Queue <%d>\n"
701 " TDH, TDT <%x>, <%x>\n"
702 " next_to_use <%x>\n"
703 " next_to_clean <%x>\n"
704 "tx_buffer_info[next_to_clean]\n"
705 " time_stamp <%lx>\n"
706 " jiffies <%lx>\n",
707 tx_ring->queue_index,
708 IXGBE_READ_REG(hw, tx_ring->head),
709 IXGBE_READ_REG(hw, tx_ring->tail),
710 tx_ring->next_to_use, eop,
711 tx_ring->tx_buffer_info[eop].time_stamp, jiffies);
9a799d71
AK		 712 return true;
713 }
714
715 return false;
716}
717
b4617240
PW		 718#define IXGBE_MAX_TXD_PWR 14
719#define IXGBE_MAX_DATA_PER_TXD (1 << IXGBE_MAX_TXD_PWR)
e092be60
AV		 720
721/* Tx Descriptors needed, worst case */
722#define TXD_USE_COUNT(S) (((S) >> IXGBE_MAX_TXD_PWR) + \
723 (((S) & (IXGBE_MAX_DATA_PER_TXD - 1)) ? 1 : 0))
724#define DESC_NEEDED (TXD_USE_COUNT(IXGBE_MAX_DATA_PER_TXD) /* skb->data */ + \
b4617240 725 MAX_SKB_FRAGS * TXD_USE_COUNT(PAGE_SIZE) + 1) /* for context */
e092be60 726
e01c31a5
JB		 727static void ixgbe_tx_timeout(struct net_device *netdev);
728
9a799d71
AK		 729/**
730 * ixgbe_clean_tx_irq - Reclaim resources after transmit completes
fe49f04a 731 * @q_vector: structure containing interrupt and ring information
e01c31a5 732 * @tx_ring: tx ring to clean
9a799d71 733 **/
fe49f04a 734static bool ixgbe_clean_tx_irq(struct ixgbe_q_vector *q_vector,
e01c31a5 735 struct ixgbe_ring *tx_ring)
9a799d71 736{
fe49f04a 737 struct ixgbe_adapter *adapter = q_vector->adapter;
e01c31a5 738 struct net_device *netdev = adapter->netdev;
12207e49
PWJ		 739 union ixgbe_adv_tx_desc *tx_desc, *eop_desc;
740 struct ixgbe_tx_buffer *tx_buffer_info;
741 unsigned int i, eop, count = 0;
e01c31a5 742 unsigned int total_bytes = 0, total_packets = 0;
9a799d71
AK		 743
744 i = tx_ring->next_to_clean;
12207e49
PWJ		 745 eop = tx_ring->tx_buffer_info[i].next_to_watch;
746 eop_desc = IXGBE_TX_DESC_ADV(*tx_ring, eop);
747
748 while ((eop_desc->wb.status & cpu_to_le32(IXGBE_TXD_STAT_DD)) &&
9a1a69ad 749 (count < tx_ring->work_limit)) {
12207e49
PWJ		 750 bool cleaned = false;
751 for ( ; !cleaned; count++) {
752 struct sk_buff *skb;
9a799d71
AK		 753 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i);
754 tx_buffer_info = &tx_ring->tx_buffer_info[i];
12207e49 755 cleaned = (i == eop);
e01c31a5 756 skb = tx_buffer_info->skb;
9a799d71 757
12207e49 758 if (cleaned && skb) {
e092be60 759 unsigned int segs, bytecount;
3d8fd385 760 unsigned int hlen = skb_headlen(skb);
e01c31a5
JB		 761
762 /* gso_segs is currently only valid for tcp */
e092be60 763 segs = skb_shinfo(skb)->gso_segs ?: 1;
3d8fd385
YZ		 764#ifdef IXGBE_FCOE
765 /* adjust for FCoE Sequence Offload */
766 if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
767 && (skb->protocol == htons(ETH_P_FCOE)) &&
768 skb_is_gso(skb)) {
769 hlen = skb_transport_offset(skb) +
770 sizeof(struct fc_frame_header) +
771 sizeof(struct fcoe_crc_eof);
772 segs = DIV_ROUND_UP(skb->len - hlen,
773 skb_shinfo(skb)->gso_size);
774 }
775#endif /* IXGBE_FCOE */
e092be60 776 /* multiply data chunks by size of headers */
3d8fd385 777 bytecount = ((segs - 1) * hlen) + skb->len;
e01c31a5
JB		 778 total_packets += segs;
779 total_bytes += bytecount;
e092be60 780 }
e01c31a5 781
9a799d71 782 ixgbe_unmap_and_free_tx_resource(adapter,
e01c31a5 783 tx_buffer_info);
9a799d71 784
12207e49
PWJ		 785 tx_desc->wb.status = 0;
786
9a799d71
AK		 787 i++;
788 if (i == tx_ring->count)
789 i = 0;
e01c31a5 790 }
12207e49
PWJ		 791
792 eop = tx_ring->tx_buffer_info[i].next_to_watch;
793 eop_desc = IXGBE_TX_DESC_ADV(*tx_ring, eop);
794 }
795
9a799d71
AK		 796 tx_ring->next_to_clean = i;
797
e092be60 798#define TX_WAKE_THRESHOLD (DESC_NEEDED * 2)
e01c31a5
JB		 799 if (unlikely(count && netif_carrier_ok(netdev) &&
800 (IXGBE_DESC_UNUSED(tx_ring) >= TX_WAKE_THRESHOLD))) {
e092be60
AV		 801 /* Make sure that anybody stopping the queue after this
802 * sees the new next_to_clean.
803 */
804 smp_mb();
30eba97a
AV		 805 if (__netif_subqueue_stopped(netdev, tx_ring->queue_index) &&
806 !test_bit(__IXGBE_DOWN, &adapter->state)) {
807 netif_wake_subqueue(netdev, tx_ring->queue_index);
7ca3bc58 808 ++tx_ring->restart_queue;
30eba97a 809 }
e092be60 810 }
9a799d71 811
e01c31a5
JB		 812 if (adapter->detect_tx_hung) {
813 if (ixgbe_check_tx_hang(adapter, tx_ring, i)) {
814 /* schedule immediate reset if we believe we hung */
396e799c
ET		 815 e_info(probe, "tx hang %d detected, resetting "
816 "adapter\n", adapter->tx_timeout_count + 1);
e01c31a5
JB		 817 ixgbe_tx_timeout(adapter->netdev);
818 }
819 }
9a799d71 820
e01c31a5 821 /* re-arm the interrupt */
fe49f04a
AD		 822 if (count >= tx_ring->work_limit)
823 ixgbe_irq_rearm_queues(adapter, ((u64)1 << q_vector->v_idx));
9a799d71 824
e01c31a5
JB		 825 tx_ring->total_bytes += total_bytes;
826 tx_ring->total_packets += total_packets;
e01c31a5 827 tx_ring->stats.packets += total_packets;
12207e49 828 tx_ring->stats.bytes += total_bytes;
9a1a69ad 829 return (count < tx_ring->work_limit);
9a799d71
AK		 830}
831
5dd2d332 832#ifdef CONFIG_IXGBE_DCA
bd0362dd 833static void ixgbe_update_rx_dca(struct ixgbe_adapter *adapter,
b4617240 834 struct ixgbe_ring *rx_ring)
bd0362dd
JC		 835{
836 u32 rxctrl;
837 int cpu = get_cpu();
4a0b9ca0 838 int q = rx_ring->reg_idx;
bd0362dd 839
3a581073 840 if (rx_ring->cpu != cpu) {
bd0362dd 841 rxctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q));
e8e26350
PW		 842 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
843 rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK;
844 rxctrl |= dca3_get_tag(&adapter->pdev->dev, cpu);
845 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
846 rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK_82599;
847 rxctrl |= (dca3_get_tag(&adapter->pdev->dev, cpu) <<
848 IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599);
849 }
bd0362dd
JC		 850 rxctrl |= IXGBE_DCA_RXCTRL_DESC_DCA_EN;
851 rxctrl |= IXGBE_DCA_RXCTRL_HEAD_DCA_EN;
15005a32
DS		 852 rxctrl &= ~(IXGBE_DCA_RXCTRL_DESC_RRO_EN);
853 rxctrl &= ~(IXGBE_DCA_RXCTRL_DESC_WRO_EN |
e8e26350 854 IXGBE_DCA_RXCTRL_DESC_HSRO_EN);
bd0362dd 855 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q), rxctrl);
3a581073 856 rx_ring->cpu = cpu;
bd0362dd
JC		 857 }
858 put_cpu();
859}
860
861static void ixgbe_update_tx_dca(struct ixgbe_adapter *adapter,
b4617240 862 struct ixgbe_ring *tx_ring)
bd0362dd
JC		 863{
864 u32 txctrl;
865 int cpu = get_cpu();
4a0b9ca0 866 int q = tx_ring->reg_idx;
ee5f784a 867 struct ixgbe_hw *hw = &adapter->hw;
bd0362dd 868
3a581073 869 if (tx_ring->cpu != cpu) {
e8e26350 870 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
ee5f784a 871 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(q));
e8e26350
PW		 872 txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK;
873 txctrl |= dca3_get_tag(&adapter->pdev->dev, cpu);
ee5f784a
DS		 874 txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN;
875 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(q), txctrl);
e8e26350 876 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
ee5f784a 877 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL_82599(q));
e8e26350
PW		 878 txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK_82599;
879 txctrl |= (dca3_get_tag(&adapter->pdev->dev, cpu) <<
ee5f784a
DS		 880 IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599);
881 txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN;
882 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL_82599(q), txctrl);
e8e26350 883 }
3a581073 884 tx_ring->cpu = cpu;
bd0362dd
JC		 885 }
886 put_cpu();
887}
888
889static void ixgbe_setup_dca(struct ixgbe_adapter *adapter)
890{
891 int i;
892
893 if (!(adapter->flags & IXGBE_FLAG_DCA_ENABLED))
894 return;
895
e35ec126
AD		 896 /* always use CB2 mode, difference is masked in the CB driver */
897 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 2);
898
bd0362dd 899 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0
PW		 900 adapter->tx_ring[i]->cpu = -1;
901 ixgbe_update_tx_dca(adapter, adapter->tx_ring[i]);
bd0362dd
JC		 902 }
903 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0
PW		 904 adapter->rx_ring[i]->cpu = -1;
905 ixgbe_update_rx_dca(adapter, adapter->rx_ring[i]);
bd0362dd
JC		 906 }
907}
908
909static int __ixgbe_notify_dca(struct device *dev, void *data)
910{
911 struct net_device *netdev = dev_get_drvdata(dev);
912 struct ixgbe_adapter *adapter = netdev_priv(netdev);
913 unsigned long event = *(unsigned long *)data;
914
915 switch (event) {
916 case DCA_PROVIDER_ADD:
96b0e0f6
JB		 917 /* if we're already enabled, don't do it again */
918 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
919 break;
652f093f 920 if (dca_add_requester(dev) == 0) {
96b0e0f6 921 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 922 ixgbe_setup_dca(adapter);
923 break;
924 }
925 /* Fall Through since DCA is disabled. */
926 case DCA_PROVIDER_REMOVE:
927 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
928 dca_remove_requester(dev);
929 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
930 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
931 }
932 break;
933 }
934
652f093f 935 return 0;
bd0362dd
JC		 936}
937
5dd2d332 938#endif /* CONFIG_IXGBE_DCA */
9a799d71
AK		 939/**
940 * ixgbe_receive_skb - Send a completed packet up the stack
941 * @adapter: board private structure
942 * @skb: packet to send up
177db6ff
MC		 943 * @status: hardware indication of status of receive
944 * @rx_ring: rx descriptor ring (for a specific queue) to setup
945 * @rx_desc: rx descriptor
9a799d71 946 **/
78b6f4ce 947static void ixgbe_receive_skb(struct ixgbe_q_vector *q_vector,
b4617240 948 struct sk_buff *skb, u8 status,
fdaff1ce 949 struct ixgbe_ring *ring,
177db6ff 950 union ixgbe_adv_rx_desc *rx_desc)
9a799d71 951{
78b6f4ce
HX		 952 struct ixgbe_adapter *adapter = q_vector->adapter;
953 struct napi_struct *napi = &q_vector->napi;
177db6ff
MC		 954 bool is_vlan = (status & IXGBE_RXD_STAT_VP);
955 u16 tag = le16_to_cpu(rx_desc->wb.upper.vlan);
9a799d71 956
fdaff1ce 957 skb_record_rx_queue(skb, ring->queue_index);
182ff8df 958 if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL)) {
8a62babf 959 if (adapter->vlgrp && is_vlan && (tag & VLAN_VID_MASK))
78b6f4ce 960 vlan_gro_receive(napi, adapter->vlgrp, tag, skb);
9a799d71 961 else
78b6f4ce 962 napi_gro_receive(napi, skb);
177db6ff 963 } else {
8a62babf 964 if (adapter->vlgrp && is_vlan && (tag & VLAN_VID_MASK))
182ff8df
AD		 965 vlan_hwaccel_rx(skb, adapter->vlgrp, tag);
966 else
967 netif_rx(skb);
9a799d71
AK		 968 }
969}
970
e59bd25d
AV		 971/**
972 * ixgbe_rx_checksum - indicate in skb if hw indicated a good cksum
973 * @adapter: address of board private structure
974 * @status_err: hardware indication of status of receive
975 * @skb: skb currently being received and modified
976 **/
9a799d71 977static inline void ixgbe_rx_checksum(struct ixgbe_adapter *adapter,
8bae1b2b
DS		 978 union ixgbe_adv_rx_desc *rx_desc,
979 struct sk_buff *skb)
9a799d71 980{
8bae1b2b
DS		 981 u32 status_err = le32_to_cpu(rx_desc->wb.upper.status_error);
982
9a799d71
AK		 983 skb->ip_summed = CHECKSUM_NONE;
984
712744be
JB		 985 /* Rx csum disabled */
986 if (!(adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED))
9a799d71 987 return;
e59bd25d
AV		 988
989 /* if IP and error */
990 if ((status_err & IXGBE_RXD_STAT_IPCS) &&
991 (status_err & IXGBE_RXDADV_ERR_IPE)) {
9a799d71
AK		 992 adapter->hw_csum_rx_error++;
993 return;
994 }
e59bd25d
AV		 995
996 if (!(status_err & IXGBE_RXD_STAT_L4CS))
997 return;
998
999 if (status_err & IXGBE_RXDADV_ERR_TCPE) {
8bae1b2b
DS		 1000 u16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
1001
1002 /*
1003 * 82599 errata, UDP frames with a 0 checksum can be marked as
1004 * checksum errors.
1005 */
1006 if ((pkt_info & IXGBE_RXDADV_PKTTYPE_UDP) &&
1007 (adapter->hw.mac.type == ixgbe_mac_82599EB))
1008 return;
1009
e59bd25d
AV		 1010 adapter->hw_csum_rx_error++;
1011 return;
1012 }
1013
9a799d71 1014 /* It must be a TCP or UDP packet with a valid checksum */
e59bd25d 1015 skb->ip_summed = CHECKSUM_UNNECESSARY;
9a799d71
AK		 1016}
1017
e8e26350
PW		 1018static inline void ixgbe_release_rx_desc(struct ixgbe_hw *hw,
1019 struct ixgbe_ring *rx_ring, u32 val)
1020{
1021 /*
1022 * Force memory writes to complete before letting h/w
1023 * know there are new descriptors to fetch. (Only
1024 * applicable for weak-ordered memory model archs,
1025 * such as IA-64).
1026 */
1027 wmb();
1028 IXGBE_WRITE_REG(hw, IXGBE_RDT(rx_ring->reg_idx), val);
1029}
1030
9a799d71
AK		 1031/**
1032 * ixgbe_alloc_rx_buffers - Replace used receive buffers; packet split
1033 * @adapter: address of board private structure
1034 **/
1035static void ixgbe_alloc_rx_buffers(struct ixgbe_adapter *adapter,
7c6e0a43
JB		 1036 struct ixgbe_ring *rx_ring,
1037 int cleaned_count)
9a799d71 1038{
9a799d71
AK		 1039 struct pci_dev *pdev = adapter->pdev;
1040 union ixgbe_adv_rx_desc *rx_desc;
3a581073 1041 struct ixgbe_rx_buffer *bi;
9a799d71 1042 unsigned int i;
9a799d71
AK		 1043
1044 i = rx_ring->next_to_use;
3a581073 1045 bi = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 1046
1047 while (cleaned_count--) {
1048 rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i);
1049
762f4c57 1050 if (!bi->page_dma &&
6e455b89 1051 (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED)) {
3a581073 1052 if (!bi->page) {
762f4c57
JB		 1053 bi->page = alloc_page(GFP_ATOMIC);
1054 if (!bi->page) {
1055 adapter->alloc_rx_page_failed++;
1056 goto no_buffers;
1057 }
1058 bi->page_offset = 0;
1059 } else {
1060 /* use a half page if we're re-using */
1061 bi->page_offset ^= (PAGE_SIZE / 2);
9a799d71 1062 }
762f4c57 1063
1b507730 1064 bi->page_dma = dma_map_page(&pdev->dev, bi->page,
762f4c57
JB		 1065 bi->page_offset,
1066 (PAGE_SIZE / 2),
1b507730 1067 DMA_FROM_DEVICE);
9a799d71
AK		 1068 }
1069
3a581073 1070 if (!bi->skb) {
5ecc3614 1071 struct sk_buff *skb;
7ca3bc58
JB		 1072 /* netdev_alloc_skb reserves 32 bytes up front!! */
1073 uint bufsz = rx_ring->rx_buf_len + SMP_CACHE_BYTES;
1074 skb = netdev_alloc_skb(adapter->netdev, bufsz);
9a799d71
AK		 1075
1076 if (!skb) {
1077 adapter->alloc_rx_buff_failed++;
1078 goto no_buffers;
1079 }
1080
7ca3bc58
JB		 1081 /* advance the data pointer to the next cache line */
1082 skb_reserve(skb, (PTR_ALIGN(skb->data, SMP_CACHE_BYTES)
1083 - skb->data));
1084
3a581073 1085 bi->skb = skb;
1b507730 1086 bi->dma = dma_map_single(&pdev->dev, skb->data,
4f57ca6e 1087 rx_ring->rx_buf_len,
1b507730 1088 DMA_FROM_DEVICE);
9a799d71
AK		 1089 }
1090 /* Refresh the desc even if buffer_addrs didn't change because
1091 * each write-back erases this info. */
6e455b89 1092 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
3a581073
JB		 1093 rx_desc->read.pkt_addr = cpu_to_le64(bi->page_dma);
1094 rx_desc->read.hdr_addr = cpu_to_le64(bi->dma);
9a799d71 1095 } else {
3a581073 1096 rx_desc->read.pkt_addr = cpu_to_le64(bi->dma);
9a799d71
AK		 1097 }
1098
1099 i++;
1100 if (i == rx_ring->count)
1101 i = 0;
3a581073 1102 bi = &rx_ring->rx_buffer_info[i];
9a799d71 1103 }
7c6e0a43 1104
9a799d71
AK		 1105no_buffers:
1106 if (rx_ring->next_to_use != i) {
1107 rx_ring->next_to_use = i;
1108 if (i-- == 0)
1109 i = (rx_ring->count - 1);
1110
e8e26350 1111 ixgbe_release_rx_desc(&adapter->hw, rx_ring, i);
9a799d71
AK		 1112 }
1113}
1114
7c6e0a43
JB		 1115static inline u16 ixgbe_get_hdr_info(union ixgbe_adv_rx_desc *rx_desc)
1116{
1117 return rx_desc->wb.lower.lo_dword.hs_rss.hdr_info;
1118}
1119
1120static inline u16 ixgbe_get_pkt_info(union ixgbe_adv_rx_desc *rx_desc)
1121{
1122 return rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
1123}
1124
f8212f97
AD		 1125static inline u32 ixgbe_get_rsc_count(union ixgbe_adv_rx_desc *rx_desc)
1126{
1127 return (le32_to_cpu(rx_desc->wb.lower.lo_dword.data) &
1128 IXGBE_RXDADV_RSCCNT_MASK) >>
1129 IXGBE_RXDADV_RSCCNT_SHIFT;
1130}
1131
1132/**
1133 * ixgbe_transform_rsc_queue - change rsc queue into a full packet
1134 * @skb: pointer to the last skb in the rsc queue
94b982b2 1135 * @count: pointer to number of packets coalesced in this context
f8212f97
AD		 1136 *
1137 * This function changes a queue full of hw rsc buffers into a completed
1138 * packet. It uses the ->prev pointers to find the first packet and then
1139 * turns it into the frag list owner.
1140 **/
94b982b2
MC		 1141static inline struct sk_buff *ixgbe_transform_rsc_queue(struct sk_buff *skb,
1142 u64 *count)
f8212f97
AD		 1143{
1144 unsigned int frag_list_size = 0;
1145
1146 while (skb->prev) {
1147 struct sk_buff *prev = skb->prev;
1148 frag_list_size += skb->len;
1149 skb->prev = NULL;
1150 skb = prev;
94b982b2 1151 *count += 1;
f8212f97
AD		 1152 }
1153
1154 skb_shinfo(skb)->frag_list = skb->next;
1155 skb->next = NULL;
1156 skb->len += frag_list_size;
1157 skb->data_len += frag_list_size;
1158 skb->truesize += frag_list_size;
1159 return skb;
1160}
1161
43634e82
MC		 1162struct ixgbe_rsc_cb {
1163 dma_addr_t dma;
e8171aaa 1164 bool delay_unmap;
43634e82
MC		 1165};
1166
1167#define IXGBE_RSC_CB(skb) ((struct ixgbe_rsc_cb *)(skb)->cb)
1168
78b6f4ce 1169static bool ixgbe_clean_rx_irq(struct ixgbe_q_vector *q_vector,
b4617240
PW		 1170 struct ixgbe_ring *rx_ring,
1171 int *work_done, int work_to_do)
9a799d71 1172{
78b6f4ce 1173 struct ixgbe_adapter *adapter = q_vector->adapter;
2d86f139 1174 struct net_device *netdev = adapter->netdev;
9a799d71
AK		 1175 struct pci_dev *pdev = adapter->pdev;
1176 union ixgbe_adv_rx_desc *rx_desc, *next_rxd;
1177 struct ixgbe_rx_buffer *rx_buffer_info, *next_buffer;
1178 struct sk_buff *skb;
f8212f97 1179 unsigned int i, rsc_count = 0;
7c6e0a43 1180 u32 len, staterr;
177db6ff
MC		 1181 u16 hdr_info;
1182 bool cleaned = false;
9a799d71 1183 int cleaned_count = 0;
d2f4fbe2 1184 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
3d8fd385
YZ		 1185#ifdef IXGBE_FCOE
1186 int ddp_bytes = 0;
1187#endif /* IXGBE_FCOE */
9a799d71
AK		 1188
1189 i = rx_ring->next_to_clean;
9a799d71
AK		 1190 rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i);
1191 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
1192 rx_buffer_info = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 1193
1194 while (staterr & IXGBE_RXD_STAT_DD) {
7c6e0a43 1195 u32 upper_len = 0;
9a799d71
AK		 1196 if (*work_done >= work_to_do)
1197 break;
1198 (*work_done)++;
1199
3c945e5b 1200 rmb(); /* read descriptor and rx_buffer_info after status DD */
6e455b89 1201 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
7c6e0a43
JB		 1202 hdr_info = le16_to_cpu(ixgbe_get_hdr_info(rx_desc));
1203 len = (hdr_info & IXGBE_RXDADV_HDRBUFLEN_MASK) >>
762f4c57 1204 IXGBE_RXDADV_HDRBUFLEN_SHIFT;
9a799d71 1205 upper_len = le16_to_cpu(rx_desc->wb.upper.length);
0b746e08
SN		 1206 if ((len > IXGBE_RX_HDR_SIZE) ||
1207 (upper_len && !(hdr_info & IXGBE_RXDADV_SPH)))
1208 len = IXGBE_RX_HDR_SIZE;
7c6e0a43 1209 } else {
9a799d71 1210 len = le16_to_cpu(rx_desc->wb.upper.length);
7c6e0a43 1211 }
9a799d71
AK		 1212
1213 cleaned = true;
1214 skb = rx_buffer_info->skb;
7ca3bc58 1215 prefetch(skb->data);
9a799d71
AK		 1216 rx_buffer_info->skb = NULL;
1217
21fa4e66 1218 if (rx_buffer_info->dma) {
43634e82
MC		 1219 if ((adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) &&
1220 (!(staterr & IXGBE_RXD_STAT_EOP)) &&
e8171aaa 1221 (!(skb->prev))) {
43634e82
MC		 1222 /*
1223 * When HWRSC is enabled, delay unmapping
1224 * of the first packet. It carries the
1225 * header information, HW may still
1226 * access the header after the writeback.
1227 * Only unmap it when EOP is reached
1228 */
e8171aaa 1229 IXGBE_RSC_CB(skb)->delay_unmap = true;
43634e82 1230 IXGBE_RSC_CB(skb)->dma = rx_buffer_info->dma;
e8171aaa 1231 } else {
1b507730 1232 dma_unmap_single(&pdev->dev,
e8171aaa 1233 rx_buffer_info->dma,
43634e82 1234 rx_ring->rx_buf_len,
e8171aaa
MC		 1235 DMA_FROM_DEVICE);
1236 }
4f57ca6e 1237 rx_buffer_info->dma = 0;
9a799d71
AK		 1238 skb_put(skb, len);
1239 }
1240
1241 if (upper_len) {
1b507730
NN		 1242 dma_unmap_page(&pdev->dev, rx_buffer_info->page_dma,
1243 PAGE_SIZE / 2, DMA_FROM_DEVICE);
9a799d71
AK		 1244 rx_buffer_info->page_dma = 0;
1245 skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags,
762f4c57
JB		 1246 rx_buffer_info->page,
1247 rx_buffer_info->page_offset,
1248 upper_len);
1249
1250 if ((rx_ring->rx_buf_len > (PAGE_SIZE / 2)) ||
1251 (page_count(rx_buffer_info->page) != 1))
1252 rx_buffer_info->page = NULL;
1253 else
1254 get_page(rx_buffer_info->page);
9a799d71
AK		 1255
1256 skb->len += upper_len;
1257 skb->data_len += upper_len;
1258 skb->truesize += upper_len;
1259 }
1260
1261 i++;
1262 if (i == rx_ring->count)
1263 i = 0;
9a799d71
AK		 1264
1265 next_rxd = IXGBE_RX_DESC_ADV(*rx_ring, i);
1266 prefetch(next_rxd);
9a799d71 1267 cleaned_count++;
f8212f97 1268
0c19d6af 1269 if (adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE)
f8212f97
AD		 1270 rsc_count = ixgbe_get_rsc_count(rx_desc);
1271
1272 if (rsc_count) {
1273 u32 nextp = (staterr & IXGBE_RXDADV_NEXTP_MASK) >>
1274 IXGBE_RXDADV_NEXTP_SHIFT;
1275 next_buffer = &rx_ring->rx_buffer_info[nextp];
f8212f97
AD		 1276 } else {
1277 next_buffer = &rx_ring->rx_buffer_info[i];
1278 }
1279
9a799d71 1280 if (staterr & IXGBE_RXD_STAT_EOP) {
f8212f97 1281 if (skb->prev)
94b982b2
MC		 1282 skb = ixgbe_transform_rsc_queue(skb, &(rx_ring->rsc_count));
1283 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) {
e8171aaa 1284 if (IXGBE_RSC_CB(skb)->delay_unmap) {
1b507730
NN		 1285 dma_unmap_single(&pdev->dev,
1286 IXGBE_RSC_CB(skb)->dma,
43634e82 1287 rx_ring->rx_buf_len,
1b507730 1288 DMA_FROM_DEVICE);
fd3686a8 1289 IXGBE_RSC_CB(skb)->dma = 0;
e8171aaa 1290 IXGBE_RSC_CB(skb)->delay_unmap = false;
fd3686a8 1291 }
94b982b2
MC		 1292 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED)
1293 rx_ring->rsc_count += skb_shinfo(skb)->nr_frags;
1294 else
1295 rx_ring->rsc_count++;
1296 rx_ring->rsc_flush++;
1297 }
9a799d71
AK		 1298 rx_ring->stats.packets++;
1299 rx_ring->stats.bytes += skb->len;
1300 } else {
6e455b89 1301 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
f8212f97
AD		 1302 rx_buffer_info->skb = next_buffer->skb;
1303 rx_buffer_info->dma = next_buffer->dma;
1304 next_buffer->skb = skb;
1305 next_buffer->dma = 0;
1306 } else {
1307 skb->next = next_buffer->skb;
1308 skb->next->prev = skb;
1309 }
7ca3bc58 1310 rx_ring->non_eop_descs++;
9a799d71
AK		 1311 goto next_desc;
1312 }
1313
1314 if (staterr & IXGBE_RXDADV_ERR_FRAME_ERR_MASK) {
1315 dev_kfree_skb_irq(skb);
1316 goto next_desc;
1317 }
1318
8bae1b2b 1319 ixgbe_rx_checksum(adapter, rx_desc, skb);
d2f4fbe2
AV		 1320
1321 /* probably a little skewed due to removing CRC */
1322 total_rx_bytes += skb->len;
1323 total_rx_packets++;
1324
74ce8dd2 1325 skb->protocol = eth_type_trans(skb, adapter->netdev);
332d4a7d
YZ		 1326#ifdef IXGBE_FCOE
1327 /* if ddp, not passing to ULD unless for FCP_RSP or error */
3d8fd385
YZ		 1328 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
1329 ddp_bytes = ixgbe_fcoe_ddp(adapter, rx_desc, skb);
1330 if (!ddp_bytes)
332d4a7d 1331 goto next_desc;
3d8fd385 1332 }
332d4a7d 1333#endif /* IXGBE_FCOE */
fdaff1ce 1334 ixgbe_receive_skb(q_vector, skb, staterr, rx_ring, rx_desc);
9a799d71
AK		 1335
1336next_desc:
1337 rx_desc->wb.upper.status_error = 0;
1338
1339 /* return some buffers to hardware, one at a time is too slow */
1340 if (cleaned_count >= IXGBE_RX_BUFFER_WRITE) {
1341 ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count);
1342 cleaned_count = 0;
1343 }
1344
1345 /* use prefetched values */
1346 rx_desc = next_rxd;
f8212f97 1347 rx_buffer_info = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 1348
1349 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
177db6ff
MC		 1350 }
1351
9a799d71
AK		 1352 rx_ring->next_to_clean = i;
1353 cleaned_count = IXGBE_DESC_UNUSED(rx_ring);
1354
1355 if (cleaned_count)
1356 ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count);
1357
3d8fd385
YZ		 1358#ifdef IXGBE_FCOE
1359 /* include DDPed FCoE data */
1360 if (ddp_bytes > 0) {
1361 unsigned int mss;
1362
1363 mss = adapter->netdev->mtu - sizeof(struct fcoe_hdr) -
1364 sizeof(struct fc_frame_header) -
1365 sizeof(struct fcoe_crc_eof);
1366 if (mss > 512)
1367 mss &= ~511;
1368 total_rx_bytes += ddp_bytes;
1369 total_rx_packets += DIV_ROUND_UP(ddp_bytes, mss);
1370 }
1371#endif /* IXGBE_FCOE */
1372
f494e8fa
AV		 1373 rx_ring->total_packets += total_rx_packets;
1374 rx_ring->total_bytes += total_rx_bytes;
2d86f139
AK		 1375 netdev->stats.rx_bytes += total_rx_bytes;
1376 netdev->stats.rx_packets += total_rx_packets;
f494e8fa 1377
9a799d71
AK		 1378 return cleaned;
1379}
1380
021230d4 1381static int ixgbe_clean_rxonly(struct napi_struct *, int);
9a799d71
AK		 1382/**
1383 * ixgbe_configure_msix - Configure MSI-X hardware
1384 * @adapter: board private structure
1385 *
1386 * ixgbe_configure_msix sets up the hardware to properly generate MSI-X
1387 * interrupts.
1388 **/
1389static void ixgbe_configure_msix(struct ixgbe_adapter *adapter)
1390{
021230d4
AV		 1391 struct ixgbe_q_vector *q_vector;
1392 int i, j, q_vectors, v_idx, r_idx;
1393 u32 mask;
9a799d71 1394
021230d4 1395 q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
9a799d71 1396
4df10466
JB		 1397 /*
1398 * Populate the IVAR table and set the ITR values to the
021230d4
AV		 1399 * corresponding register.
1400 */
1401 for (v_idx = 0; v_idx < q_vectors; v_idx++) {
7a921c93 1402 q_vector = adapter->q_vector[v_idx];
984b3f57 1403 /* XXX for_each_set_bit(...) */
021230d4 1404 r_idx = find_first_bit(q_vector->rxr_idx,
b4617240 1405 adapter->num_rx_queues);
021230d4
AV		 1406
1407 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1408 j = adapter->rx_ring[r_idx]->reg_idx;
e8e26350 1409 ixgbe_set_ivar(adapter, 0, j, v_idx);
021230d4 1410 r_idx = find_next_bit(q_vector->rxr_idx,
b4617240
PW		 1411 adapter->num_rx_queues,
1412 r_idx + 1);
021230d4
AV		 1413 }
1414 r_idx = find_first_bit(q_vector->txr_idx,
b4617240 1415 adapter->num_tx_queues);
021230d4
AV		 1416
1417 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1418 j = adapter->tx_ring[r_idx]->reg_idx;
e8e26350 1419 ixgbe_set_ivar(adapter, 1, j, v_idx);
021230d4 1420 r_idx = find_next_bit(q_vector->txr_idx,
b4617240
PW		 1421 adapter->num_tx_queues,
1422 r_idx + 1);
021230d4
AV		 1423 }
1424
021230d4 1425 if (q_vector->txr_count && !q_vector->rxr_count)
f7554a2b
NS		 1426 /* tx only */
1427 q_vector->eitr = adapter->tx_eitr_param;
509ee935 1428 else if (q_vector->rxr_count)
f7554a2b
NS		 1429 /* rx or mixed */
1430 q_vector->eitr = adapter->rx_eitr_param;
021230d4 1431
fe49f04a 1432 ixgbe_write_eitr(q_vector);
9a799d71
AK		 1433 }
1434
e8e26350
PW		 1435 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
1436 ixgbe_set_ivar(adapter, -1, IXGBE_IVAR_OTHER_CAUSES_INDEX,
1437 v_idx);
1438 else if (adapter->hw.mac.type == ixgbe_mac_82599EB)
1439 ixgbe_set_ivar(adapter, -1, 1, v_idx);
021230d4
AV		 1440 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx), 1950);
1441
41fb9248 1442 /* set up to autoclear timer, and the vectors */
021230d4 1443 mask = IXGBE_EIMS_ENABLE_MASK;
1cdd1ec8
GR		 1444 if (adapter->num_vfs)
1445 mask &= ~(IXGBE_EIMS_OTHER |
1446 IXGBE_EIMS_MAILBOX |
1447 IXGBE_EIMS_LSC);
1448 else
1449 mask &= ~(IXGBE_EIMS_OTHER | IXGBE_EIMS_LSC);
021230d4 1450 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIAC, mask);
9a799d71
AK		 1451}
1452
f494e8fa
AV		 1453enum latency_range {
1454 lowest_latency = 0,
1455 low_latency = 1,
1456 bulk_latency = 2,
1457 latency_invalid = 255
1458};
1459
1460/**
1461 * ixgbe_update_itr - update the dynamic ITR value based on statistics
1462 * @adapter: pointer to adapter
1463 * @eitr: eitr setting (ints per sec) to give last timeslice
1464 * @itr_setting: current throttle rate in ints/second
1465 * @packets: the number of packets during this measurement interval
1466 * @bytes: the number of bytes during this measurement interval
1467 *
1468 * Stores a new ITR value based on packets and byte
1469 * counts during the last interrupt. The advantage of per interrupt
1470 * computation is faster updates and more accurate ITR for the current
1471 * traffic pattern. Constants in this function were computed
1472 * based on theoretical maximum wire speed and thresholds were set based
1473 * on testing data as well as attempting to minimize response time
1474 * while increasing bulk throughput.
1475 * this functionality is controlled by the InterruptThrottleRate module
1476 * parameter (see ixgbe_param.c)
1477 **/
1478static u8 ixgbe_update_itr(struct ixgbe_adapter *adapter,
b4617240
PW		 1479 u32 eitr, u8 itr_setting,
1480 int packets, int bytes)
f494e8fa
AV		 1481{
1482 unsigned int retval = itr_setting;
1483 u32 timepassed_us;
1484 u64 bytes_perint;
1485
1486 if (packets == 0)
1487 goto update_itr_done;
1488
1489
1490 /* simple throttlerate management
1491 * 0-20MB/s lowest (100000 ints/s)
1492 * 20-100MB/s low (20000 ints/s)
1493 * 100-1249MB/s bulk (8000 ints/s)
1494 */
1495 /* what was last interrupt timeslice? */
1496 timepassed_us = 1000000/eitr;
1497 bytes_perint = bytes / timepassed_us; /* bytes/usec */
1498
1499 switch (itr_setting) {
1500 case lowest_latency:
1501 if (bytes_perint > adapter->eitr_low)
1502 retval = low_latency;
1503 break;
1504 case low_latency:
1505 if (bytes_perint > adapter->eitr_high)
1506 retval = bulk_latency;
1507 else if (bytes_perint <= adapter->eitr_low)
1508 retval = lowest_latency;
1509 break;
1510 case bulk_latency:
1511 if (bytes_perint <= adapter->eitr_high)
1512 retval = low_latency;
1513 break;
1514 }
1515
1516update_itr_done:
1517 return retval;
1518}
1519
509ee935
JB		 1520/**
1521 * ixgbe_write_eitr - write EITR register in hardware specific way
fe49f04a 1522 * @q_vector: structure containing interrupt and ring information
509ee935
JB		 1523 *
1524 * This function is made to be called by ethtool and by the driver
1525 * when it needs to update EITR registers at runtime. Hardware
1526 * specific quirks/differences are taken care of here.
1527 */
fe49f04a 1528void ixgbe_write_eitr(struct ixgbe_q_vector *q_vector)
509ee935 1529{
fe49f04a 1530 struct ixgbe_adapter *adapter = q_vector->adapter;
509ee935 1531 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a
AD		 1532 int v_idx = q_vector->v_idx;
1533 u32 itr_reg = EITR_INTS_PER_SEC_TO_REG(q_vector->eitr);
1534
509ee935
JB		 1535 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
1536 /* must write high and low 16 bits to reset counter */
1537 itr_reg |= (itr_reg << 16);
1538 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
f8d1dcaf
JB		 1539 /*
1540 * 82599 can support a value of zero, so allow it for
1541 * max interrupt rate, but there is an errata where it can
1542 * not be zero with RSC
1543 */
1544 if (itr_reg == 8 &&
1545 !(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED))
1546 itr_reg = 0;
1547
509ee935
JB		 1548 /*
1549 * set the WDIS bit to not clear the timer bits and cause an
1550 * immediate assertion of the interrupt
1551 */
1552 itr_reg |= IXGBE_EITR_CNT_WDIS;
1553 }
1554 IXGBE_WRITE_REG(hw, IXGBE_EITR(v_idx), itr_reg);
1555}
1556
f494e8fa
AV		 1557static void ixgbe_set_itr_msix(struct ixgbe_q_vector *q_vector)
1558{
1559 struct ixgbe_adapter *adapter = q_vector->adapter;
f494e8fa
AV		 1560 u32 new_itr;
1561 u8 current_itr, ret_itr;
fe49f04a 1562 int i, r_idx;
f494e8fa
AV		 1563 struct ixgbe_ring *rx_ring, *tx_ring;
1564
1565 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1566 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1567 tx_ring = adapter->tx_ring[r_idx];
f494e8fa 1568 ret_itr = ixgbe_update_itr(adapter, q_vector->eitr,
b4617240
PW		 1569 q_vector->tx_itr,
1570 tx_ring->total_packets,
1571 tx_ring->total_bytes);
f494e8fa
AV		 1572 /* if the result for this queue would decrease interrupt
1573 * rate for this vector then use that result */
30efa5a3 1574 q_vector->tx_itr = ((q_vector->tx_itr > ret_itr) ?
b4617240 1575 q_vector->tx_itr - 1 : ret_itr);
f494e8fa 1576 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
b4617240 1577 r_idx + 1);
f494e8fa
AV		 1578 }
1579
1580 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
1581 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1582 rx_ring = adapter->rx_ring[r_idx];
f494e8fa 1583 ret_itr = ixgbe_update_itr(adapter, q_vector->eitr,
b4617240
PW		 1584 q_vector->rx_itr,
1585 rx_ring->total_packets,
1586 rx_ring->total_bytes);
f494e8fa
AV		 1587 /* if the result for this queue would decrease interrupt
1588 * rate for this vector then use that result */
30efa5a3 1589 q_vector->rx_itr = ((q_vector->rx_itr > ret_itr) ?
b4617240 1590 q_vector->rx_itr - 1 : ret_itr);
f494e8fa 1591 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
b4617240 1592 r_idx + 1);
f494e8fa
AV		 1593 }
1594
30efa5a3 1595 current_itr = max(q_vector->rx_itr, q_vector->tx_itr);
f494e8fa
AV		 1596
1597 switch (current_itr) {
1598 /* counts and packets in update_itr are dependent on these numbers */
1599 case lowest_latency:
1600 new_itr = 100000;
1601 break;
1602 case low_latency:
1603 new_itr = 20000; /* aka hwitr = ~200 */
1604 break;
1605 case bulk_latency:
1606 default:
1607 new_itr = 8000;
1608 break;
1609 }
1610
1611 if (new_itr != q_vector->eitr) {
fe49f04a
AD		 1612 /* do an exponential smoothing */
1613 new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100);
509ee935
JB		 1614
1615 /* save the algorithm value here, not the smoothed one */
1616 q_vector->eitr = new_itr;
fe49f04a
AD		 1617
1618 ixgbe_write_eitr(q_vector);
f494e8fa 1619 }
f494e8fa
AV		 1620}
1621
119fc60a
MC		 1622/**
1623 * ixgbe_check_overtemp_task - worker thread to check over tempurature
1624 * @work: pointer to work_struct containing our data
1625 **/
1626static void ixgbe_check_overtemp_task(struct work_struct *work)
1627{
1628 struct ixgbe_adapter *adapter = container_of(work,
1629 struct ixgbe_adapter,
1630 check_overtemp_task);
1631 struct ixgbe_hw *hw = &adapter->hw;
1632 u32 eicr = adapter->interrupt_event;
1633
1634 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) {
1635 switch (hw->device_id) {
1636 case IXGBE_DEV_ID_82599_T3_LOM: {
1637 u32 autoneg;
1638 bool link_up = false;
1639
1640 if (hw->mac.ops.check_link)
1641 hw->mac.ops.check_link(hw, &autoneg, &link_up, false);
1642
1643 if (((eicr & IXGBE_EICR_GPI_SDP0) && (!link_up)) ||
1644 (eicr & IXGBE_EICR_LSC))
1645 /* Check if this is due to overtemp */
1646 if (hw->phy.ops.check_overtemp(hw) == IXGBE_ERR_OVERTEMP)
1647 break;
1648 }
1649 return;
1650 default:
1651 if (!(eicr & IXGBE_EICR_GPI_SDP0))
1652 return;
1653 break;
1654 }
396e799c
ET		 1655 e_crit(drv, "Network adapter has been stopped because it has "
1656 "over heated. Restart the computer. If the problem "
849c4542
ET		 1657 "persists, power off the system and replace the "
1658 "adapter\n");
119fc60a
MC		 1659 /* write to clear the interrupt */
1660 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP0);
1661 }
1662}
1663
0befdb3e
JB		 1664static void ixgbe_check_fan_failure(struct ixgbe_adapter *adapter, u32 eicr)
1665{
1666 struct ixgbe_hw *hw = &adapter->hw;
1667
1668 if ((adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) &&
1669 (eicr & IXGBE_EICR_GPI_SDP1)) {
396e799c 1670 e_crit(probe, "Fan has stopped, replace the adapter\n");
0befdb3e
JB		 1671 /* write to clear the interrupt */
1672 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
1673 }
1674}
cf8280ee 1675
e8e26350
PW		 1676static void ixgbe_check_sfp_event(struct ixgbe_adapter *adapter, u32 eicr)
1677{
1678 struct ixgbe_hw *hw = &adapter->hw;
1679
1680 if (eicr & IXGBE_EICR_GPI_SDP1) {
1681 /* Clear the interrupt */
1682 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
1683 schedule_work(&adapter->multispeed_fiber_task);
1684 } else if (eicr & IXGBE_EICR_GPI_SDP2) {
1685 /* Clear the interrupt */
1686 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP2);
1687 schedule_work(&adapter->sfp_config_module_task);
1688 } else {
1689 /* Interrupt isn't for us... */
1690 return;
1691 }
1692}
1693
cf8280ee
JB		 1694static void ixgbe_check_lsc(struct ixgbe_adapter *adapter)
1695{
1696 struct ixgbe_hw *hw = &adapter->hw;
1697
1698 adapter->lsc_int++;
1699 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
1700 adapter->link_check_timeout = jiffies;
1701 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
1702 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_LSC);
8a0717f3 1703 IXGBE_WRITE_FLUSH(hw);
cf8280ee
JB		 1704 schedule_work(&adapter->watchdog_task);
1705 }
1706}
1707
9a799d71
AK		 1708static irqreturn_t ixgbe_msix_lsc(int irq, void *data)
1709{
1710 struct net_device *netdev = data;
1711 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1712 struct ixgbe_hw *hw = &adapter->hw;
54037505
DS		 1713 u32 eicr;
1714
1715 /*
1716 * Workaround for Silicon errata. Use clear-by-write instead
1717 * of clear-by-read. Reading with EICS will return the
1718 * interrupt causes without clearing, which later be done
1719 * with the write to EICR.
1720 */
1721 eicr = IXGBE_READ_REG(hw, IXGBE_EICS);
1722 IXGBE_WRITE_REG(hw, IXGBE_EICR, eicr);
9a799d71 1723
cf8280ee
JB		 1724 if (eicr & IXGBE_EICR_LSC)
1725 ixgbe_check_lsc(adapter);
d4f80882 1726
1cdd1ec8
GR		 1727 if (eicr & IXGBE_EICR_MAILBOX)
1728 ixgbe_msg_task(adapter);
1729
e8e26350
PW		 1730 if (hw->mac.type == ixgbe_mac_82598EB)
1731 ixgbe_check_fan_failure(adapter, eicr);
0befdb3e 1732
c4cf55e5 1733 if (hw->mac.type == ixgbe_mac_82599EB) {
e8e26350 1734 ixgbe_check_sfp_event(adapter, eicr);
119fc60a
MC		 1735 adapter->interrupt_event = eicr;
1736 if ((adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) &&
1737 ((eicr & IXGBE_EICR_GPI_SDP0) || (eicr & IXGBE_EICR_LSC)))
1738 schedule_work(&adapter->check_overtemp_task);
c4cf55e5
PWJ		 1739
1740 /* Handle Flow Director Full threshold interrupt */
1741 if (eicr & IXGBE_EICR_FLOW_DIR) {
1742 int i;
1743 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_FLOW_DIR);
1744 /* Disable transmits before FDIR Re-initialization */
1745 netif_tx_stop_all_queues(netdev);
1746 for (i = 0; i < adapter->num_tx_queues; i++) {
1747 struct ixgbe_ring *tx_ring =
4a0b9ca0 1748 adapter->tx_ring[i];
c4cf55e5
PWJ		 1749 if (test_and_clear_bit(__IXGBE_FDIR_INIT_DONE,
1750 &tx_ring->reinit_state))
1751 schedule_work(&adapter->fdir_reinit_task);
1752 }
1753 }
1754 }
d4f80882
AV		 1755 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1756 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMS_OTHER);
9a799d71
AK		 1757
1758 return IRQ_HANDLED;
1759}
1760
fe49f04a
AD		 1761static inline void ixgbe_irq_enable_queues(struct ixgbe_adapter *adapter,
1762 u64 qmask)
1763{
1764 u32 mask;
1765
1766 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
1767 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
1768 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
1769 } else {
1770 mask = (qmask & 0xFFFFFFFF);
1771 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS_EX(0), mask);
1772 mask = (qmask >> 32);
1773 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS_EX(1), mask);
1774 }
1775 /* skip the flush */
1776}
1777
1778static inline void ixgbe_irq_disable_queues(struct ixgbe_adapter *adapter,
1779 u64 qmask)
1780{
1781 u32 mask;
1782
1783 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
1784 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
1785 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, mask);
1786 } else {
1787 mask = (qmask & 0xFFFFFFFF);
1788 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), mask);
1789 mask = (qmask >> 32);
1790 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), mask);
1791 }
1792 /* skip the flush */
1793}
1794
9a799d71
AK		 1795static irqreturn_t ixgbe_msix_clean_tx(int irq, void *data)
1796{
021230d4
AV		 1797 struct ixgbe_q_vector *q_vector = data;
1798 struct ixgbe_adapter *adapter = q_vector->adapter;
3a581073 1799 struct ixgbe_ring *tx_ring;
021230d4
AV		 1800 int i, r_idx;
1801
1802 if (!q_vector->txr_count)
1803 return IRQ_HANDLED;
1804
1805 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1806 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1807 tx_ring = adapter->tx_ring[r_idx];
3a581073
JB		 1808 tx_ring->total_bytes = 0;
1809 tx_ring->total_packets = 0;
021230d4 1810 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
b4617240 1811 r_idx + 1);
021230d4 1812 }
9a799d71 1813
9b471446 1814 /* EIAM disabled interrupts (on this vector) for us */
91281fd3
AD		 1815 napi_schedule(&q_vector->napi);
1816
9a799d71
AK		 1817 return IRQ_HANDLED;
1818}
1819
021230d4
AV		 1820/**
1821 * ixgbe_msix_clean_rx - single unshared vector rx clean (all queues)
1822 * @irq: unused
1823 * @data: pointer to our q_vector struct for this interrupt vector
1824 **/
9a799d71
AK		 1825static irqreturn_t ixgbe_msix_clean_rx(int irq, void *data)
1826{
021230d4
AV		 1827 struct ixgbe_q_vector *q_vector = data;
1828 struct ixgbe_adapter *adapter = q_vector->adapter;
3a581073 1829 struct ixgbe_ring *rx_ring;
021230d4 1830 int r_idx;
30efa5a3 1831 int i;
021230d4
AV		 1832
1833 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
30efa5a3 1834 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1835 rx_ring = adapter->rx_ring[r_idx];
30efa5a3
JB		 1836 rx_ring->total_bytes = 0;
1837 rx_ring->total_packets = 0;
1838 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
1839 r_idx + 1);
1840 }
1841
021230d4
AV		 1842 if (!q_vector->rxr_count)
1843 return IRQ_HANDLED;
1844
021230d4 1845 /* disable interrupts on this vector only */
9b471446 1846 /* EIAM disabled interrupts (on this vector) for us */
288379f0 1847 napi_schedule(&q_vector->napi);
021230d4
AV		 1848
1849 return IRQ_HANDLED;
1850}
1851
1852static irqreturn_t ixgbe_msix_clean_many(int irq, void *data)
1853{
91281fd3
AD		 1854 struct ixgbe_q_vector *q_vector = data;
1855 struct ixgbe_adapter *adapter = q_vector->adapter;
1856 struct ixgbe_ring *ring;
1857 int r_idx;
1858 int i;
1859
1860 if (!q_vector->txr_count && !q_vector->rxr_count)
1861 return IRQ_HANDLED;
1862
1863 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1864 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1865 ring = adapter->tx_ring[r_idx];
91281fd3
AD		 1866 ring->total_bytes = 0;
1867 ring->total_packets = 0;
1868 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
1869 r_idx + 1);
1870 }
1871
1872 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
1873 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1874 ring = adapter->rx_ring[r_idx];
91281fd3
AD		 1875 ring->total_bytes = 0;
1876 ring->total_packets = 0;
1877 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
1878 r_idx + 1);
1879 }
1880
9b471446 1881 /* EIAM disabled interrupts (on this vector) for us */
91281fd3 1882 napi_schedule(&q_vector->napi);
9a799d71 1883
9a799d71
AK		 1884 return IRQ_HANDLED;
1885}
1886
021230d4
AV		 1887/**
1888 * ixgbe_clean_rxonly - msix (aka one shot) rx clean routine
1889 * @napi: napi struct with our devices info in it
1890 * @budget: amount of work driver is allowed to do this pass, in packets
1891 *
f0848276
JB		 1892 * This function is optimized for cleaning one queue only on a single
1893 * q_vector!!!
021230d4 1894 **/
9a799d71
AK		 1895static int ixgbe_clean_rxonly(struct napi_struct *napi, int budget)
1896{
021230d4 1897 struct ixgbe_q_vector *q_vector =
b4617240 1898 container_of(napi, struct ixgbe_q_vector, napi);
021230d4 1899 struct ixgbe_adapter *adapter = q_vector->adapter;
f0848276 1900 struct ixgbe_ring *rx_ring = NULL;
9a799d71 1901 int work_done = 0;
021230d4 1902 long r_idx;
9a799d71 1903
021230d4 1904 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
4a0b9ca0 1905 rx_ring = adapter->rx_ring[r_idx];
5dd2d332 1906#ifdef CONFIG_IXGBE_DCA
bd0362dd 1907 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
3a581073 1908 ixgbe_update_rx_dca(adapter, rx_ring);
bd0362dd 1909#endif
9a799d71 1910
78b6f4ce 1911 ixgbe_clean_rx_irq(q_vector, rx_ring, &work_done, budget);
9a799d71 1912
021230d4
AV		 1913 /* If all Rx work done, exit the polling mode */
1914 if (work_done < budget) {
288379f0 1915 napi_complete(napi);
f7554a2b 1916 if (adapter->rx_itr_setting & 1)
f494e8fa 1917 ixgbe_set_itr_msix(q_vector);
9a799d71 1918 if (!test_bit(__IXGBE_DOWN, &adapter->state))
fe49f04a
AD		 1919 ixgbe_irq_enable_queues(adapter,
1920 ((u64)1 << q_vector->v_idx));
9a799d71
AK		 1921 }
1922
1923 return work_done;
1924}
1925
f0848276 1926/**
91281fd3 1927 * ixgbe_clean_rxtx_many - msix (aka one shot) rx clean routine
f0848276
JB		 1928 * @napi: napi struct with our devices info in it
1929 * @budget: amount of work driver is allowed to do this pass, in packets
1930 *
1931 * This function will clean more than one rx queue associated with a
1932 * q_vector.
1933 **/
91281fd3 1934static int ixgbe_clean_rxtx_many(struct napi_struct *napi, int budget)
f0848276
JB		 1935{
1936 struct ixgbe_q_vector *q_vector =
1937 container_of(napi, struct ixgbe_q_vector, napi);
1938 struct ixgbe_adapter *adapter = q_vector->adapter;
91281fd3 1939 struct ixgbe_ring *ring = NULL;
f0848276
JB		 1940 int work_done = 0, i;
1941 long r_idx;
91281fd3
AD		 1942 bool tx_clean_complete = true;
1943
1944 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1945 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1946 ring = adapter->tx_ring[r_idx];
91281fd3
AD		 1947#ifdef CONFIG_IXGBE_DCA
1948 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
1949 ixgbe_update_tx_dca(adapter, ring);
1950#endif
1951 tx_clean_complete &= ixgbe_clean_tx_irq(q_vector, ring);
1952 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
1953 r_idx + 1);
1954 }
f0848276
JB		 1955
1956 /* attempt to distribute budget to each queue fairly, but don't allow
1957 * the budget to go below 1 because we'll exit polling */
1958 budget /= (q_vector->rxr_count ?: 1);
1959 budget = max(budget, 1);
1960 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
1961 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1962 ring = adapter->rx_ring[r_idx];
5dd2d332 1963#ifdef CONFIG_IXGBE_DCA
f0848276 1964 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
91281fd3 1965 ixgbe_update_rx_dca(adapter, ring);
f0848276 1966#endif
91281fd3 1967 ixgbe_clean_rx_irq(q_vector, ring, &work_done, budget);
f0848276
JB		 1968 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
1969 r_idx + 1);
1970 }
1971
1972 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
4a0b9ca0 1973 ring = adapter->rx_ring[r_idx];
f0848276 1974 /* If all Rx work done, exit the polling mode */
7f821875 1975 if (work_done < budget) {
288379f0 1976 napi_complete(napi);
f7554a2b 1977 if (adapter->rx_itr_setting & 1)
f0848276
JB		 1978 ixgbe_set_itr_msix(q_vector);
1979 if (!test_bit(__IXGBE_DOWN, &adapter->state))
fe49f04a
AD		 1980 ixgbe_irq_enable_queues(adapter,
1981 ((u64)1 << q_vector->v_idx));
f0848276
JB		 1982 return 0;
1983 }
1984
1985 return work_done;
1986}
91281fd3
AD		 1987
1988/**
1989 * ixgbe_clean_txonly - msix (aka one shot) tx clean routine
1990 * @napi: napi struct with our devices info in it
1991 * @budget: amount of work driver is allowed to do this pass, in packets
1992 *
1993 * This function is optimized for cleaning one queue only on a single
1994 * q_vector!!!
1995 **/
1996static int ixgbe_clean_txonly(struct napi_struct *napi, int budget)
1997{
1998 struct ixgbe_q_vector *q_vector =
1999 container_of(napi, struct ixgbe_q_vector, napi);
2000 struct ixgbe_adapter *adapter = q_vector->adapter;
2001 struct ixgbe_ring *tx_ring = NULL;
2002 int work_done = 0;
2003 long r_idx;
2004
2005 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
4a0b9ca0 2006 tx_ring = adapter->tx_ring[r_idx];
91281fd3
AD		 2007#ifdef CONFIG_IXGBE_DCA
2008 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
2009 ixgbe_update_tx_dca(adapter, tx_ring);
2010#endif
2011
2012 if (!ixgbe_clean_tx_irq(q_vector, tx_ring))
2013 work_done = budget;
2014
f7554a2b 2015 /* If all Tx work done, exit the polling mode */
91281fd3
AD		 2016 if (work_done < budget) {
2017 napi_complete(napi);
f7554a2b 2018 if (adapter->tx_itr_setting & 1)
91281fd3
AD		 2019 ixgbe_set_itr_msix(q_vector);
2020 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2021 ixgbe_irq_enable_queues(adapter, ((u64)1 << q_vector->v_idx));
2022 }
2023
2024 return work_done;
2025}
2026
021230d4 2027static inline void map_vector_to_rxq(struct ixgbe_adapter *a, int v_idx,
b4617240 2028 int r_idx)
021230d4 2029{
7a921c93
AD		 2030 struct ixgbe_q_vector *q_vector = a->q_vector[v_idx];
2031
2032 set_bit(r_idx, q_vector->rxr_idx);
2033 q_vector->rxr_count++;
021230d4
AV		 2034}
2035
2036static inline void map_vector_to_txq(struct ixgbe_adapter *a, int v_idx,
7a921c93 2037 int t_idx)
021230d4 2038{
7a921c93
AD		 2039 struct ixgbe_q_vector *q_vector = a->q_vector[v_idx];
2040
2041 set_bit(t_idx, q_vector->txr_idx);
2042 q_vector->txr_count++;
021230d4
AV		 2043}
2044
9a799d71 2045/**
021230d4
AV		 2046 * ixgbe_map_rings_to_vectors - Maps descriptor rings to vectors
2047 * @adapter: board private structure to initialize
2048 * @vectors: allotted vector count for descriptor rings
9a799d71 2049 *
021230d4
AV		 2050 * This function maps descriptor rings to the queue-specific vectors
2051 * we were allotted through the MSI-X enabling code. Ideally, we'd have
2052 * one vector per ring/queue, but on a constrained vector budget, we
2053 * group the rings as "efficiently" as possible. You would add new
2054 * mapping configurations in here.
9a799d71 2055 **/
021230d4 2056static int ixgbe_map_rings_to_vectors(struct ixgbe_adapter *adapter,
b4617240 2057 int vectors)
021230d4
AV		 2058{
2059 int v_start = 0;
2060 int rxr_idx = 0, txr_idx = 0;
2061 int rxr_remaining = adapter->num_rx_queues;
2062 int txr_remaining = adapter->num_tx_queues;
2063 int i, j;
2064 int rqpv, tqpv;
2065 int err = 0;
2066
2067 /* No mapping required if MSI-X is disabled. */
2068 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
2069 goto out;
9a799d71 2070
021230d4
AV		 2071 /*
2072 * The ideal configuration...
2073 * We have enough vectors to map one per queue.
2074 */
2075 if (vectors == adapter->num_rx_queues + adapter->num_tx_queues) {
2076 for (; rxr_idx < rxr_remaining; v_start++, rxr_idx++)
2077 map_vector_to_rxq(adapter, v_start, rxr_idx);
9a799d71 2078
021230d4
AV		 2079 for (; txr_idx < txr_remaining; v_start++, txr_idx++)
2080 map_vector_to_txq(adapter, v_start, txr_idx);
9a799d71 2081
9a799d71 2082 goto out;
021230d4 2083 }
9a799d71 2084
021230d4
AV		 2085 /*
2086 * If we don't have enough vectors for a 1-to-1
2087 * mapping, we'll have to group them so there are
2088 * multiple queues per vector.
2089 */
2090 /* Re-adjusting *qpv takes care of the remainder. */
2091 for (i = v_start; i < vectors; i++) {
2092 rqpv = DIV_ROUND_UP(rxr_remaining, vectors - i);
2093 for (j = 0; j < rqpv; j++) {
2094 map_vector_to_rxq(adapter, i, rxr_idx);
2095 rxr_idx++;
2096 rxr_remaining--;
2097 }
2098 }
2099 for (i = v_start; i < vectors; i++) {
2100 tqpv = DIV_ROUND_UP(txr_remaining, vectors - i);
2101 for (j = 0; j < tqpv; j++) {
2102 map_vector_to_txq(adapter, i, txr_idx);
2103 txr_idx++;
2104 txr_remaining--;
9a799d71 2105 }
9a799d71
AK		 2106 }
2107
021230d4
AV		 2108out:
2109 return err;
2110}
2111
2112/**
2113 * ixgbe_request_msix_irqs - Initialize MSI-X interrupts
2114 * @adapter: board private structure
2115 *
2116 * ixgbe_request_msix_irqs allocates MSI-X vectors and requests
2117 * interrupts from the kernel.
2118 **/
2119static int ixgbe_request_msix_irqs(struct ixgbe_adapter *adapter)
2120{
2121 struct net_device *netdev = adapter->netdev;
2122 irqreturn_t (*handler)(int, void *);
2123 int i, vector, q_vectors, err;
cb13fc20 2124 int ri=0, ti=0;
021230d4
AV		 2125
2126 /* Decrement for Other and TCP Timer vectors */
2127 q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
2128
2129 /* Map the Tx/Rx rings to the vectors we were allotted. */
2130 err = ixgbe_map_rings_to_vectors(adapter, q_vectors);
2131 if (err)
2132 goto out;
2133
2134#define SET_HANDLER(_v) ((!(_v)->rxr_count) ? &ixgbe_msix_clean_tx : \
b4617240
PW		 2135 (!(_v)->txr_count) ? &ixgbe_msix_clean_rx : \
2136 &ixgbe_msix_clean_many)
021230d4 2137 for (vector = 0; vector < q_vectors; vector++) {
7a921c93 2138 handler = SET_HANDLER(adapter->q_vector[vector]);
cb13fc20
RO		 2139
2140 if(handler == &ixgbe_msix_clean_rx) {
2141 sprintf(adapter->name[vector], "%s-%s-%d",
2142 netdev->name, "rx", ri++);
2143 }
2144 else if(handler == &ixgbe_msix_clean_tx) {
2145 sprintf(adapter->name[vector], "%s-%s-%d",
2146 netdev->name, "tx", ti++);
2147 }
2148 else
2149 sprintf(adapter->name[vector], "%s-%s-%d",
2150 netdev->name, "TxRx", vector);
2151
021230d4 2152 err = request_irq(adapter->msix_entries[vector].vector,
b4617240 2153 handler, 0, adapter->name[vector],
7a921c93 2154 adapter->q_vector[vector]);
9a799d71 2155 if (err) {
396e799c 2156 e_err(probe, "request_irq failed for MSIX interrupt "
849c4542 2157 "Error: %d\n", err);
021230d4 2158 goto free_queue_irqs;
9a799d71 2159 }
9a799d71
AK		 2160 }
2161
021230d4
AV		 2162 sprintf(adapter->name[vector], "%s:lsc", netdev->name);
2163 err = request_irq(adapter->msix_entries[vector].vector,
a0607fd3 2164 ixgbe_msix_lsc, 0, adapter->name[vector], netdev);
9a799d71 2165 if (err) {
396e799c 2166 e_err(probe, "request_irq for msix_lsc failed: %d\n", err);
021230d4 2167 goto free_queue_irqs;
9a799d71
AK		 2168 }
2169
9a799d71
AK		 2170 return 0;
2171
021230d4
AV		 2172free_queue_irqs:
2173 for (i = vector - 1; i >= 0; i--)
2174 free_irq(adapter->msix_entries[--vector].vector,
7a921c93 2175 adapter->q_vector[i]);
021230d4
AV		 2176 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
2177 pci_disable_msix(adapter->pdev);
9a799d71
AK		 2178 kfree(adapter->msix_entries);
2179 adapter->msix_entries = NULL;
021230d4 2180out:
9a799d71
AK		 2181 return err;
2182}
2183
f494e8fa
AV		 2184static void ixgbe_set_itr(struct ixgbe_adapter *adapter)
2185{
7a921c93 2186 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
f494e8fa
AV		 2187 u8 current_itr;
2188 u32 new_itr = q_vector->eitr;
4a0b9ca0
PW		 2189 struct ixgbe_ring *rx_ring = adapter->rx_ring[0];
2190 struct ixgbe_ring *tx_ring = adapter->tx_ring[0];
f494e8fa 2191
30efa5a3 2192 q_vector->tx_itr = ixgbe_update_itr(adapter, new_itr,
b4617240
PW		 2193 q_vector->tx_itr,
2194 tx_ring->total_packets,
2195 tx_ring->total_bytes);
30efa5a3 2196 q_vector->rx_itr = ixgbe_update_itr(adapter, new_itr,
b4617240
PW		 2197 q_vector->rx_itr,
2198 rx_ring->total_packets,
2199 rx_ring->total_bytes);
f494e8fa 2200
30efa5a3 2201 current_itr = max(q_vector->rx_itr, q_vector->tx_itr);
f494e8fa
AV		 2202
2203 switch (current_itr) {
2204 /* counts and packets in update_itr are dependent on these numbers */
2205 case lowest_latency:
2206 new_itr = 100000;
2207 break;
2208 case low_latency:
2209 new_itr = 20000; /* aka hwitr = ~200 */
2210 break;
2211 case bulk_latency:
2212 new_itr = 8000;
2213 break;
2214 default:
2215 break;
2216 }
2217
2218 if (new_itr != q_vector->eitr) {
fe49f04a
AD		 2219 /* do an exponential smoothing */
2220 new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100);
509ee935
JB		 2221
2222 /* save the algorithm value here, not the smoothed one */
2223 q_vector->eitr = new_itr;
fe49f04a
AD		 2224
2225 ixgbe_write_eitr(q_vector);
f494e8fa 2226 }
f494e8fa
AV		 2227}
2228
79aefa45
AD		 2229/**
2230 * ixgbe_irq_enable - Enable default interrupt generation settings
2231 * @adapter: board private structure
2232 **/
2233static inline void ixgbe_irq_enable(struct ixgbe_adapter *adapter)
2234{
2235 u32 mask;
835462fc
NS		 2236
2237 mask = (IXGBE_EIMS_ENABLE_MASK & ~IXGBE_EIMS_RTX_QUEUE);
119fc60a
MC		 2238 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
2239 mask |= IXGBE_EIMS_GPI_SDP0;
6ab33d51
DM		 2240 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE)
2241 mask |= IXGBE_EIMS_GPI_SDP1;
e8e26350 2242 if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
2a41ff81 2243 mask |= IXGBE_EIMS_ECC;
e8e26350
PW		 2244 mask |= IXGBE_EIMS_GPI_SDP1;
2245 mask |= IXGBE_EIMS_GPI_SDP2;
1cdd1ec8
GR		 2246 if (adapter->num_vfs)
2247 mask |= IXGBE_EIMS_MAILBOX;
e8e26350 2248 }
c4cf55e5
PWJ		 2249 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
2250 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
2251 mask |= IXGBE_EIMS_FLOW_DIR;
e8e26350 2252
79aefa45 2253 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
835462fc 2254 ixgbe_irq_enable_queues(adapter, ~0);
79aefa45 2255 IXGBE_WRITE_FLUSH(&adapter->hw);
1cdd1ec8
GR		 2256
2257 if (adapter->num_vfs > 32) {
2258 u32 eitrsel = (1 << (adapter->num_vfs - 32)) - 1;
2259 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, eitrsel);
2260 }
79aefa45 2261}
021230d4 2262
9a799d71 2263/**
021230d4 2264 * ixgbe_intr - legacy mode Interrupt Handler
9a799d71
AK		 2265 * @irq: interrupt number
2266 * @data: pointer to a network interface device structure
9a799d71
AK		 2267 **/
2268static irqreturn_t ixgbe_intr(int irq, void *data)
2269{
2270 struct net_device *netdev = data;
2271 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2272 struct ixgbe_hw *hw = &adapter->hw;
7a921c93 2273 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
9a799d71
AK		 2274 u32 eicr;
2275
54037505
DS		 2276 /*
2277 * Workaround for silicon errata. Mask the interrupts
2278 * before the read of EICR.
2279 */
2280 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_IRQ_CLEAR_MASK);
2281
021230d4
AV		 2282 /* for NAPI, using EIAM to auto-mask tx/rx interrupt bits on read
2283 * therefore no explict interrupt disable is necessary */
2284 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
f47cf66e
JB		 2285 if (!eicr) {
2286 /* shared interrupt alert!
2287 * make sure interrupts are enabled because the read will
2288 * have disabled interrupts due to EIAM */
2289 ixgbe_irq_enable(adapter);
9a799d71 2290 return IRQ_NONE; /* Not our interrupt */
f47cf66e 2291 }
9a799d71 2292
cf8280ee
JB		 2293 if (eicr & IXGBE_EICR_LSC)
2294 ixgbe_check_lsc(adapter);
021230d4 2295
e8e26350
PW		 2296 if (hw->mac.type == ixgbe_mac_82599EB)
2297 ixgbe_check_sfp_event(adapter, eicr);
2298
0befdb3e 2299 ixgbe_check_fan_failure(adapter, eicr);
119fc60a
MC		 2300 if ((adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) &&
2301 ((eicr & IXGBE_EICR_GPI_SDP0) || (eicr & IXGBE_EICR_LSC)))
2302 schedule_work(&adapter->check_overtemp_task);
0befdb3e 2303
7a921c93 2304 if (napi_schedule_prep(&(q_vector->napi))) {
4a0b9ca0
PW		 2305 adapter->tx_ring[0]->total_packets = 0;
2306 adapter->tx_ring[0]->total_bytes = 0;
2307 adapter->rx_ring[0]->total_packets = 0;
2308 adapter->rx_ring[0]->total_bytes = 0;
021230d4 2309 /* would disable interrupts here but EIAM disabled it */
7a921c93 2310 __napi_schedule(&(q_vector->napi));
9a799d71
AK		 2311 }
2312
2313 return IRQ_HANDLED;
2314}
2315
021230d4
AV		 2316static inline void ixgbe_reset_q_vectors(struct ixgbe_adapter *adapter)
2317{
2318 int i, q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
2319
2320 for (i = 0; i < q_vectors; i++) {
7a921c93 2321 struct ixgbe_q_vector *q_vector = adapter->q_vector[i];
021230d4
AV		 2322 bitmap_zero(q_vector->rxr_idx, MAX_RX_QUEUES);
2323 bitmap_zero(q_vector->txr_idx, MAX_TX_QUEUES);
2324 q_vector->rxr_count = 0;
2325 q_vector->txr_count = 0;
2326 }
2327}
2328
9a799d71
AK		 2329/**
2330 * ixgbe_request_irq - initialize interrupts
2331 * @adapter: board private structure
2332 *
2333 * Attempts to configure interrupts using the best available
2334 * capabilities of the hardware and kernel.
2335 **/
021230d4 2336static int ixgbe_request_irq(struct ixgbe_adapter *adapter)
9a799d71
AK		 2337{
2338 struct net_device *netdev = adapter->netdev;
021230d4 2339 int err;
9a799d71 2340
021230d4
AV		 2341 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
2342 err = ixgbe_request_msix_irqs(adapter);
2343 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
a0607fd3 2344 err = request_irq(adapter->pdev->irq, ixgbe_intr, 0,
b4617240 2345 netdev->name, netdev);
021230d4 2346 } else {
a0607fd3 2347 err = request_irq(adapter->pdev->irq, ixgbe_intr, IRQF_SHARED,
b4617240 2348 netdev->name, netdev);
9a799d71
AK		 2349 }
2350
9a799d71 2351 if (err)
396e799c 2352 e_err(probe, "request_irq failed, Error %d\n", err);
9a799d71 2353
9a799d71
AK		 2354 return err;
2355}
2356
2357static void ixgbe_free_irq(struct ixgbe_adapter *adapter)
2358{
2359 struct net_device *netdev = adapter->netdev;
2360
2361 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
021230d4 2362 int i, q_vectors;
9a799d71 2363
021230d4
AV		 2364 q_vectors = adapter->num_msix_vectors;
2365
2366 i = q_vectors - 1;
9a799d71 2367 free_irq(adapter->msix_entries[i].vector, netdev);
9a799d71 2368
021230d4
AV		 2369 i--;
2370 for (; i >= 0; i--) {
2371 free_irq(adapter->msix_entries[i].vector,
7a921c93 2372 adapter->q_vector[i]);
021230d4
AV		 2373 }
2374
2375 ixgbe_reset_q_vectors(adapter);
2376 } else {
2377 free_irq(adapter->pdev->irq, netdev);
9a799d71
AK		 2378 }
2379}
2380
22d5a71b
JB		 2381/**
2382 * ixgbe_irq_disable - Mask off interrupt generation on the NIC
2383 * @adapter: board private structure
2384 **/
2385static inline void ixgbe_irq_disable(struct ixgbe_adapter *adapter)
2386{
835462fc
NS		 2387 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
2388 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, ~0);
2389 } else {
2390 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, 0xFFFF0000);
2391 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), ~0);
22d5a71b 2392 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), ~0);
1cdd1ec8
GR		 2393 if (adapter->num_vfs > 32)
2394 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, 0);
22d5a71b
JB		 2395 }
2396 IXGBE_WRITE_FLUSH(&adapter->hw);
2397 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
2398 int i;
2399 for (i = 0; i < adapter->num_msix_vectors; i++)
2400 synchronize_irq(adapter->msix_entries[i].vector);
2401 } else {
2402 synchronize_irq(adapter->pdev->irq);
2403 }
2404}
2405
9a799d71
AK		 2406/**
2407 * ixgbe_configure_msi_and_legacy - Initialize PIN (INTA...) and MSI interrupts
2408 *
2409 **/
2410static void ixgbe_configure_msi_and_legacy(struct ixgbe_adapter *adapter)
2411{
9a799d71
AK		 2412 struct ixgbe_hw *hw = &adapter->hw;
2413
021230d4 2414 IXGBE_WRITE_REG(hw, IXGBE_EITR(0),
f7554a2b 2415 EITR_INTS_PER_SEC_TO_REG(adapter->rx_eitr_param));
9a799d71 2416
e8e26350
PW		 2417 ixgbe_set_ivar(adapter, 0, 0, 0);
2418 ixgbe_set_ivar(adapter, 1, 0, 0);
021230d4
AV		 2419
2420 map_vector_to_rxq(adapter, 0, 0);
2421 map_vector_to_txq(adapter, 0, 0);
2422
396e799c 2423 e_info(hw, "Legacy interrupt IVAR setup done\n");
9a799d71
AK		 2424}
2425
2426/**
3a581073 2427 * ixgbe_configure_tx - Configure 8259x Transmit Unit after Reset
9a799d71
AK		 2428 * @adapter: board private structure
2429 *
2430 * Configure the Tx unit of the MAC after a reset.
2431 **/
2432static void ixgbe_configure_tx(struct ixgbe_adapter *adapter)
2433{
12207e49 2434 u64 tdba;
9a799d71 2435 struct ixgbe_hw *hw = &adapter->hw;
021230d4 2436 u32 i, j, tdlen, txctrl;
9a799d71
AK		 2437
2438 /* Setup the HW Tx Head and Tail descriptor pointers */
2439 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 2440 struct ixgbe_ring *ring = adapter->tx_ring[i];
e01c31a5
JB		 2441 j = ring->reg_idx;
2442 tdba = ring->dma;
2443 tdlen = ring->count * sizeof(union ixgbe_adv_tx_desc);
021230d4 2444 IXGBE_WRITE_REG(hw, IXGBE_TDBAL(j),
284901a9 2445 (tdba & DMA_BIT_MASK(32)));
021230d4
AV		 2446 IXGBE_WRITE_REG(hw, IXGBE_TDBAH(j), (tdba >> 32));
2447 IXGBE_WRITE_REG(hw, IXGBE_TDLEN(j), tdlen);
2448 IXGBE_WRITE_REG(hw, IXGBE_TDH(j), 0);
2449 IXGBE_WRITE_REG(hw, IXGBE_TDT(j), 0);
4a0b9ca0
PW		 2450 adapter->tx_ring[i]->head = IXGBE_TDH(j);
2451 adapter->tx_ring[i]->tail = IXGBE_TDT(j);
84f62d4b
PWJ		 2452 /*
2453 * Disable Tx Head Writeback RO bit, since this hoses
021230d4
AV		 2454 * bookkeeping if things aren't delivered in order.
2455 */
84f62d4b
PWJ		 2456 switch (hw->mac.type) {
2457 case ixgbe_mac_82598EB:
2458 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(j));
2459 break;
2460 case ixgbe_mac_82599EB:
2461 default:
2462 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL_82599(j));
2463 break;
2464 }
021230d4 2465 txctrl &= ~IXGBE_DCA_TXCTRL_TX_WB_RO_EN;
84f62d4b
PWJ		 2466 switch (hw->mac.type) {
2467 case ixgbe_mac_82598EB:
2468 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(j), txctrl);
2469 break;
2470 case ixgbe_mac_82599EB:
2471 default:
2472 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL_82599(j), txctrl);
2473 break;
2474 }
9a799d71 2475 }
ee5f784a 2476
e8e26350 2477 if (hw->mac.type == ixgbe_mac_82599EB) {
ee5f784a 2478 u32 rttdcs;
1cdd1ec8 2479 u32 mask;
ee5f784a
DS		 2480
2481 /* disable the arbiter while setting MTQC */
2482 rttdcs = IXGBE_READ_REG(hw, IXGBE_RTTDCS);
2483 rttdcs |= IXGBE_RTTDCS_ARBDIS;
2484 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
2485
1cdd1ec8
GR		 2486 /* set transmit pool layout */
2487 mask = (IXGBE_FLAG_SRIOV_ENABLED | IXGBE_FLAG_DCB_ENABLED);
2488 switch (adapter->flags & mask) {
2489
2490 case (IXGBE_FLAG_SRIOV_ENABLED):
2491 IXGBE_WRITE_REG(hw, IXGBE_MTQC,
2492 (IXGBE_MTQC_VT_ENA | IXGBE_MTQC_64VF));
2493 break;
2494
2495 case (IXGBE_FLAG_DCB_ENABLED):
2496 /* We enable 8 traffic classes, DCB only */
2497 IXGBE_WRITE_REG(hw, IXGBE_MTQC,
2498 (IXGBE_MTQC_RT_ENA | IXGBE_MTQC_8TC_8TQ));
2499 break;
2500
2501 default:
ee5f784a 2502 IXGBE_WRITE_REG(hw, IXGBE_MTQC, IXGBE_MTQC_64Q_1PB);
1cdd1ec8
GR		 2503 break;
2504 }
ee5f784a
DS		 2505
2506 /* re-eable the arbiter */
2507 rttdcs &= ~IXGBE_RTTDCS_ARBDIS;
2508 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
e8e26350 2509 }
9a799d71
AK		 2510}
2511
e8e26350 2512#define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2
cc41ac7c 2513
a6616b42
YZ		 2514static void ixgbe_configure_srrctl(struct ixgbe_adapter *adapter,
2515 struct ixgbe_ring *rx_ring)
cc41ac7c 2516{
cc41ac7c 2517 u32 srrctl;
a6616b42 2518 int index;
0cefafad 2519 struct ixgbe_ring_feature *feature = adapter->ring_feature;
3be1adfb 2520
a6616b42
YZ		 2521 index = rx_ring->reg_idx;
2522 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
2523 unsigned long mask;
0cefafad 2524 mask = (unsigned long) feature[RING_F_RSS].mask;
3be1adfb 2525 index = index & mask;
cc41ac7c 2526 }
cc41ac7c
JB		 2527 srrctl = IXGBE_READ_REG(&adapter->hw, IXGBE_SRRCTL(index));
2528
2529 srrctl &= ~IXGBE_SRRCTL_BSIZEHDR_MASK;
2530 srrctl &= ~IXGBE_SRRCTL_BSIZEPKT_MASK;
2531
afafd5b0
AD		 2532 srrctl |= (IXGBE_RX_HDR_SIZE << IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT) &
2533 IXGBE_SRRCTL_BSIZEHDR_MASK;
2534
6e455b89 2535 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
afafd5b0
AD		 2536#if (PAGE_SIZE / 2) > IXGBE_MAX_RXBUFFER
2537 srrctl |= IXGBE_MAX_RXBUFFER >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
2538#else
2539 srrctl |= (PAGE_SIZE / 2) >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
2540#endif
cc41ac7c 2541 srrctl |= IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS;
cc41ac7c 2542 } else {
afafd5b0
AD		 2543 srrctl |= ALIGN(rx_ring->rx_buf_len, 1024) >>
2544 IXGBE_SRRCTL_BSIZEPKT_SHIFT;
cc41ac7c 2545 srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF;
cc41ac7c 2546 }
e8e26350 2547
cc41ac7c
JB		 2548 IXGBE_WRITE_REG(&adapter->hw, IXGBE_SRRCTL(index), srrctl);
2549}
9a799d71 2550
0cefafad
JB		 2551static u32 ixgbe_setup_mrqc(struct ixgbe_adapter *adapter)
2552{
2553 u32 mrqc = 0;
2554 int mask;
2555
2556 if (!(adapter->hw.mac.type == ixgbe_mac_82599EB))
2557 return mrqc;
2558
2559 mask = adapter->flags & (IXGBE_FLAG_RSS_ENABLED
2560#ifdef CONFIG_IXGBE_DCB
2561 | IXGBE_FLAG_DCB_ENABLED
2562#endif
1cdd1ec8 2563 | IXGBE_FLAG_SRIOV_ENABLED
0cefafad
JB		 2564 );
2565
2566 switch (mask) {
2567 case (IXGBE_FLAG_RSS_ENABLED):
2568 mrqc = IXGBE_MRQC_RSSEN;
2569 break;
1cdd1ec8
GR		 2570 case (IXGBE_FLAG_SRIOV_ENABLED):
2571 mrqc = IXGBE_MRQC_VMDQEN;
2572 break;
0cefafad
JB		 2573#ifdef CONFIG_IXGBE_DCB
2574 case (IXGBE_FLAG_DCB_ENABLED):
2575 mrqc = IXGBE_MRQC_RT8TCEN;
2576 break;
2577#endif /* CONFIG_IXGBE_DCB */
2578 default:
2579 break;
2580 }
2581
2582 return mrqc;
2583}
2584
bb5a9ad2
NS		 2585/**
2586 * ixgbe_configure_rscctl - enable RSC for the indicated ring
2587 * @adapter: address of board private structure
2588 * @index: index of ring to set
bb5a9ad2 2589 **/
edd2ea55 2590static void ixgbe_configure_rscctl(struct ixgbe_adapter *adapter, int index)
bb5a9ad2
NS		 2591{
2592 struct ixgbe_ring *rx_ring;
2593 struct ixgbe_hw *hw = &adapter->hw;
2594 int j;
2595 u32 rscctrl;
edd2ea55 2596 int rx_buf_len;
bb5a9ad2 2597
4a0b9ca0 2598 rx_ring = adapter->rx_ring[index];
bb5a9ad2 2599 j = rx_ring->reg_idx;
edd2ea55 2600 rx_buf_len = rx_ring->rx_buf_len;
bb5a9ad2
NS		 2601 rscctrl = IXGBE_READ_REG(hw, IXGBE_RSCCTL(j));
2602 rscctrl |= IXGBE_RSCCTL_RSCEN;
2603 /*
2604 * we must limit the number of descriptors so that the
2605 * total size of max desc * buf_len is not greater
2606 * than 65535
2607 */
2608 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
2609#if (MAX_SKB_FRAGS > 16)
2610 rscctrl |= IXGBE_RSCCTL_MAXDESC_16;
2611#elif (MAX_SKB_FRAGS > 8)
2612 rscctrl |= IXGBE_RSCCTL_MAXDESC_8;
2613#elif (MAX_SKB_FRAGS > 4)
2614 rscctrl |= IXGBE_RSCCTL_MAXDESC_4;
2615#else
2616 rscctrl |= IXGBE_RSCCTL_MAXDESC_1;
2617#endif
2618 } else {
2619 if (rx_buf_len < IXGBE_RXBUFFER_4096)
2620 rscctrl |= IXGBE_RSCCTL_MAXDESC_16;
2621 else if (rx_buf_len < IXGBE_RXBUFFER_8192)
2622 rscctrl |= IXGBE_RSCCTL_MAXDESC_8;
2623 else
2624 rscctrl |= IXGBE_RSCCTL_MAXDESC_4;
2625 }
2626 IXGBE_WRITE_REG(hw, IXGBE_RSCCTL(j), rscctrl);
2627}
2628
9a799d71 2629/**
3a581073 2630 * ixgbe_configure_rx - Configure 8259x Receive Unit after Reset
9a799d71
AK		 2631 * @adapter: board private structure
2632 *
2633 * Configure the Rx unit of the MAC after a reset.
2634 **/
2635static void ixgbe_configure_rx(struct ixgbe_adapter *adapter)
2636{
2637 u64 rdba;
2638 struct ixgbe_hw *hw = &adapter->hw;
a6616b42 2639 struct ixgbe_ring *rx_ring;
9a799d71
AK		 2640 struct net_device *netdev = adapter->netdev;
2641 int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
021230d4 2642 int i, j;
9a799d71 2643 u32 rdlen, rxctrl, rxcsum;
7c6e0a43
JB		 2644 static const u32 seed[10] = { 0xE291D73D, 0x1805EC6C, 0x2A94B30D,
2645 0xA54F2BEC, 0xEA49AF7C, 0xE214AD3D, 0xB855AABE,
2646 0x6A3E67EA, 0x14364D17, 0x3BED200D};
9a799d71 2647 u32 fctrl, hlreg0;
509ee935 2648 u32 reta = 0, mrqc = 0;
cc41ac7c 2649 u32 rdrxctl;
7c6e0a43 2650 int rx_buf_len;
9a799d71
AK		 2651
2652 /* Decide whether to use packet split mode or not */
1cdd1ec8
GR		 2653 /* Do not use packet split if we're in SR-IOV Mode */
2654 if (!adapter->num_vfs)
2655 adapter->flags |= IXGBE_FLAG_RX_PS_ENABLED;
9a799d71
AK		 2656
2657 /* Set the RX buffer length according to the mode */
2658 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
7c6e0a43 2659 rx_buf_len = IXGBE_RX_HDR_SIZE;
e8e26350
PW		 2660 if (hw->mac.type == ixgbe_mac_82599EB) {
2661 /* PSRTYPE must be initialized in 82599 */
2662 u32 psrtype = IXGBE_PSRTYPE_TCPHDR |
2663 IXGBE_PSRTYPE_UDPHDR |
2664 IXGBE_PSRTYPE_IPV4HDR |
dfa12f05
YZ		 2665 IXGBE_PSRTYPE_IPV6HDR |
2666 IXGBE_PSRTYPE_L2HDR;
1cdd1ec8
GR		 2667 IXGBE_WRITE_REG(hw,
2668 IXGBE_PSRTYPE(adapter->num_vfs),
2669 psrtype);
e8e26350 2670 }
9a799d71 2671 } else {
0c19d6af 2672 if (!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) &&
f8212f97 2673 (netdev->mtu <= ETH_DATA_LEN))
7c6e0a43 2674 rx_buf_len = MAXIMUM_ETHERNET_VLAN_SIZE;
9a799d71 2675 else
7c6e0a43 2676 rx_buf_len = ALIGN(max_frame, 1024);
9a799d71
AK		 2677 }
2678
2679 fctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_FCTRL);
2680 fctrl |= IXGBE_FCTRL_BAM;
021230d4 2681 fctrl |= IXGBE_FCTRL_DPF; /* discard pause frames when FC enabled */
e8e26350 2682 fctrl |= IXGBE_FCTRL_PMCF;
9a799d71
AK		 2683 IXGBE_WRITE_REG(&adapter->hw, IXGBE_FCTRL, fctrl);
2684
2685 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
2686 if (adapter->netdev->mtu <= ETH_DATA_LEN)
2687 hlreg0 &= ~IXGBE_HLREG0_JUMBOEN;
2688 else
2689 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
63f39bd1 2690#ifdef IXGBE_FCOE
f34c5c82 2691 if (netdev->features & NETIF_F_FCOE_MTU)
63f39bd1
YZ		 2692 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
2693#endif
9a799d71
AK		 2694 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
2695
4a0b9ca0 2696 rdlen = adapter->rx_ring[0]->count * sizeof(union ixgbe_adv_rx_desc);
9a799d71
AK		 2697 /* disable receives while setting up the descriptors */
2698 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
2699 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
2700
0cefafad
JB		 2701 /*
2702 * Setup the HW Rx Head and Tail Descriptor Pointers and
2703 * the Base and Length of the Rx Descriptor Ring
2704 */
9a799d71 2705 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0 2706 rx_ring = adapter->rx_ring[i];
a6616b42
YZ		 2707 rdba = rx_ring->dma;
2708 j = rx_ring->reg_idx;
284901a9 2709 IXGBE_WRITE_REG(hw, IXGBE_RDBAL(j), (rdba & DMA_BIT_MASK(32)));
7c6e0a43
JB		 2710 IXGBE_WRITE_REG(hw, IXGBE_RDBAH(j), (rdba >> 32));
2711 IXGBE_WRITE_REG(hw, IXGBE_RDLEN(j), rdlen);
2712 IXGBE_WRITE_REG(hw, IXGBE_RDH(j), 0);
2713 IXGBE_WRITE_REG(hw, IXGBE_RDT(j), 0);
a6616b42
YZ		 2714 rx_ring->head = IXGBE_RDH(j);
2715 rx_ring->tail = IXGBE_RDT(j);
2716 rx_ring->rx_buf_len = rx_buf_len;
cc41ac7c 2717
6e455b89
YZ		 2718 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED)
2719 rx_ring->flags |= IXGBE_RING_RX_PS_ENABLED;
1b3ff02e
PWJ		 2720 else
2721 rx_ring->flags &= ~IXGBE_RING_RX_PS_ENABLED;
cc41ac7c 2722
63f39bd1 2723#ifdef IXGBE_FCOE
f34c5c82 2724 if (netdev->features & NETIF_F_FCOE_MTU) {
63f39bd1
YZ		 2725 struct ixgbe_ring_feature *f;
2726 f = &adapter->ring_feature[RING_F_FCOE];
6e455b89
YZ		 2727 if ((i >= f->mask) && (i < f->mask + f->indices)) {
2728 rx_ring->flags &= ~IXGBE_RING_RX_PS_ENABLED;
2729 if (rx_buf_len < IXGBE_FCOE_JUMBO_FRAME_SIZE)
2730 rx_ring->rx_buf_len =
2731 IXGBE_FCOE_JUMBO_FRAME_SIZE;
2732 }
63f39bd1
YZ		 2733 }
2734
2735#endif /* IXGBE_FCOE */
a6616b42 2736 ixgbe_configure_srrctl(adapter, rx_ring);
9a799d71
AK		 2737 }
2738
e8e26350
PW		 2739 if (hw->mac.type == ixgbe_mac_82598EB) {
2740 /*
2741 * For VMDq support of different descriptor types or
2742 * buffer sizes through the use of multiple SRRCTL
2743 * registers, RDRXCTL.MVMEN must be set to 1
2744 *
2745 * also, the manual doesn't mention it clearly but DCA hints
2746 * will only use queue 0's tags unless this bit is set. Side
2747 * effects of setting this bit are only that SRRCTL must be
2748 * fully programmed [0..15]
2749 */
2a41ff81
JB		 2750 rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
2751 rdrxctl |= IXGBE_RDRXCTL_MVMEN;
2752 IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl);
2f90b865 2753 }
177db6ff 2754
1cdd1ec8
GR		 2755 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
2756 u32 vt_reg_bits;
2757 u32 reg_offset, vf_shift;
2758 u32 vmdctl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
2759 vt_reg_bits = IXGBE_VMD_CTL_VMDQ_EN
2760 | IXGBE_VT_CTL_REPLEN;
2761 vt_reg_bits |= (adapter->num_vfs <<
2762 IXGBE_VT_CTL_POOL_SHIFT);
2763 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, vmdctl | vt_reg_bits);
2764 IXGBE_WRITE_REG(hw, IXGBE_MRQC, 0);
2765
2766 vf_shift = adapter->num_vfs % 32;
2767 reg_offset = adapter->num_vfs / 32;
2768 IXGBE_WRITE_REG(hw, IXGBE_VFRE(0), 0);
2769 IXGBE_WRITE_REG(hw, IXGBE_VFRE(1), 0);
2770 IXGBE_WRITE_REG(hw, IXGBE_VFTE(0), 0);
2771 IXGBE_WRITE_REG(hw, IXGBE_VFTE(1), 0);
2772 /* Enable only the PF's pool for Tx/Rx */
2773 IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset), (1 << vf_shift));
2774 IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset), (1 << vf_shift));
2775 IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, IXGBE_PFDTXGSWC_VT_LBEN);
f0412776 2776 ixgbe_set_vmolr(hw, adapter->num_vfs, true);
1cdd1ec8
GR		 2777 }
2778
e8e26350 2779 /* Program MRQC for the distribution of queues */
0cefafad 2780 mrqc = ixgbe_setup_mrqc(adapter);
e8e26350 2781
021230d4 2782 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
9a799d71 2783 /* Fill out redirection table */
021230d4
AV		 2784 for (i = 0, j = 0; i < 128; i++, j++) {
2785 if (j == adapter->ring_feature[RING_F_RSS].indices)
2786 j = 0;
2787 /* reta = 4-byte sliding window of
2788 * 0x00..(indices-1)(indices-1)00..etc. */
2789 reta = (reta << 8) | (j * 0x11);
2790 if ((i & 3) == 3)
2791 IXGBE_WRITE_REG(hw, IXGBE_RETA(i >> 2), reta);
9a799d71
AK		 2792 }
2793
2794 /* Fill out hash function seeds */
2795 for (i = 0; i < 10; i++)
7c6e0a43 2796 IXGBE_WRITE_REG(hw, IXGBE_RSSRK(i), seed[i]);
9a799d71 2797
2a41ff81
JB		 2798 if (hw->mac.type == ixgbe_mac_82598EB)
2799 mrqc |= IXGBE_MRQC_RSSEN;
9a799d71 2800 /* Perform hash on these packet types */
2a41ff81
JB		 2801 mrqc |= IXGBE_MRQC_RSS_FIELD_IPV4
2802 | IXGBE_MRQC_RSS_FIELD_IPV4_TCP
2a41ff81 2803 | IXGBE_MRQC_RSS_FIELD_IPV6
d6ea7c9c 2804 | IXGBE_MRQC_RSS_FIELD_IPV6_TCP;
021230d4 2805 }
2a41ff81 2806 IXGBE_WRITE_REG(hw, IXGBE_MRQC, mrqc);
9a799d71 2807
1cdd1ec8
GR		 2808 if (adapter->num_vfs) {
2809 u32 reg;
2810
2811 /* Map PF MAC address in RAR Entry 0 to first pool
2812 * following VFs */
2813 hw->mac.ops.set_vmdq(hw, 0, adapter->num_vfs);
2814
2815 /* Set up VF register offsets for selected VT Mode, i.e.
2816 * 64 VFs for SR-IOV */
2817 reg = IXGBE_READ_REG(hw, IXGBE_GCR_EXT);
2818 reg |= IXGBE_GCR_EXT_SRIOV;
2819 IXGBE_WRITE_REG(hw, IXGBE_GCR_EXT, reg);
2820 }
2821
021230d4
AV		 2822 rxcsum = IXGBE_READ_REG(hw, IXGBE_RXCSUM);
2823
2824 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED ||
2825 adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED) {
2826 /* Disable indicating checksum in descriptor, enables
2827 * RSS hash */
9a799d71 2828 rxcsum |= IXGBE_RXCSUM_PCSD;
9a799d71 2829 }
021230d4
AV		 2830 if (!(rxcsum & IXGBE_RXCSUM_PCSD)) {
2831 /* Enable IPv4 payload checksum for UDP fragments
2832 * if PCSD is not set */
2833 rxcsum |= IXGBE_RXCSUM_IPPCSE;
2834 }
2835
2836 IXGBE_WRITE_REG(hw, IXGBE_RXCSUM, rxcsum);
e8e26350
PW		 2837
2838 if (hw->mac.type == ixgbe_mac_82599EB) {
2839 rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
2840 rdrxctl |= IXGBE_RDRXCTL_CRCSTRIP;
f8212f97 2841 rdrxctl &= ~IXGBE_RDRXCTL_RSCFRSTSIZE;
e8e26350
PW		 2842 IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl);
2843 }
f8212f97 2844
0c19d6af 2845 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) {
f8212f97 2846 /* Enable 82599 HW-RSC */
bb5a9ad2 2847 for (i = 0; i < adapter->num_rx_queues; i++)
edd2ea55 2848 ixgbe_configure_rscctl(adapter, i);
bb5a9ad2 2849
f8212f97
AD		 2850 /* Disable RSC for ACK packets */
2851 IXGBE_WRITE_REG(hw, IXGBE_RSCDBU,
2852 (IXGBE_RSCDBU_RSCACKDIS | IXGBE_READ_REG(hw, IXGBE_RSCDBU)));
2853 }
9a799d71
AK		 2854}
2855
068c89b0
DS		 2856static void ixgbe_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
2857{
2858 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2859 struct ixgbe_hw *hw = &adapter->hw;
1ada1b1b 2860 int pool_ndx = adapter->num_vfs;
068c89b0
DS		 2861
2862 /* add VID to filter table */
1ada1b1b 2863 hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, true);
068c89b0
DS		 2864}
2865
2866static void ixgbe_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
2867{
2868 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2869 struct ixgbe_hw *hw = &adapter->hw;
1ada1b1b 2870 int pool_ndx = adapter->num_vfs;
068c89b0
DS		 2871
2872 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2873 ixgbe_irq_disable(adapter);
2874
2875 vlan_group_set_device(adapter->vlgrp, vid, NULL);
2876
2877 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2878 ixgbe_irq_enable(adapter);
2879
2880 /* remove VID from filter table */
1ada1b1b 2881 hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, false);
068c89b0
DS		 2882}
2883
5f6c0181
JB		 2884/**
2885 * ixgbe_vlan_filter_disable - helper to disable hw vlan filtering
2886 * @adapter: driver data
2887 */
2888static void ixgbe_vlan_filter_disable(struct ixgbe_adapter *adapter)
2889{
2890 struct ixgbe_hw *hw = &adapter->hw;
2891 u32 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2892 int i, j;
2893
2894 switch (hw->mac.type) {
2895 case ixgbe_mac_82598EB:
38e0bd98
YZ		 2896 vlnctrl &= ~IXGBE_VLNCTRL_VFE;
2897#ifdef CONFIG_IXGBE_DCB
2898 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED))
2899 vlnctrl &= ~IXGBE_VLNCTRL_VME;
2900#endif
5f6c0181
JB		 2901 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
2902 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
2903 break;
2904 case ixgbe_mac_82599EB:
2905 vlnctrl &= ~IXGBE_VLNCTRL_VFE;
2906 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
2907 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
38e0bd98
YZ		 2908#ifdef CONFIG_IXGBE_DCB
2909 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED)
2910 break;
2911#endif
5f6c0181
JB		 2912 for (i = 0; i < adapter->num_rx_queues; i++) {
2913 j = adapter->rx_ring[i]->reg_idx;
2914 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
2915 vlnctrl &= ~IXGBE_RXDCTL_VME;
2916 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
2917 }
2918 break;
2919 default:
2920 break;
2921 }
2922}
2923
2924/**
2925 * ixgbe_vlan_filter_enable - helper to enable hw vlan filtering
2926 * @adapter: driver data
2927 */
2928static void ixgbe_vlan_filter_enable(struct ixgbe_adapter *adapter)
2929{
2930 struct ixgbe_hw *hw = &adapter->hw;
2931 u32 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2932 int i, j;
2933
2934 switch (hw->mac.type) {
2935 case ixgbe_mac_82598EB:
2936 vlnctrl |= IXGBE_VLNCTRL_VME | IXGBE_VLNCTRL_VFE;
2937 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
2938 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
2939 break;
2940 case ixgbe_mac_82599EB:
2941 vlnctrl |= IXGBE_VLNCTRL_VFE;
2942 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
2943 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
2944 for (i = 0; i < adapter->num_rx_queues; i++) {
2945 j = adapter->rx_ring[i]->reg_idx;
2946 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
2947 vlnctrl |= IXGBE_RXDCTL_VME;
2948 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
2949 }
2950 break;
2951 default:
2952 break;
2953 }
2954}
2955
9a799d71 2956static void ixgbe_vlan_rx_register(struct net_device *netdev,
b4617240 2957 struct vlan_group *grp)
9a799d71
AK		 2958{
2959 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71 2960
d4f80882
AV		 2961 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2962 ixgbe_irq_disable(adapter);
9a799d71
AK		 2963 adapter->vlgrp = grp;
2964
2f90b865
AD		 2965 /*
2966 * For a DCB driver, always enable VLAN tag stripping so we can
2967 * still receive traffic from a DCB-enabled host even if we're
2968 * not in DCB mode.
2969 */
5f6c0181 2970 ixgbe_vlan_filter_enable(adapter);
dc63d377 2971
e8e26350 2972 ixgbe_vlan_rx_add_vid(netdev, 0);
9a799d71 2973
d4f80882
AV		 2974 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2975 ixgbe_irq_enable(adapter);
9a799d71
AK		 2976}
2977
9a799d71
AK		 2978static void ixgbe_restore_vlan(struct ixgbe_adapter *adapter)
2979{
2980 ixgbe_vlan_rx_register(adapter->netdev, adapter->vlgrp);
2981
2982 if (adapter->vlgrp) {
2983 u16 vid;
2984 for (vid = 0; vid < VLAN_GROUP_ARRAY_LEN; vid++) {
2985 if (!vlan_group_get_device(adapter->vlgrp, vid))
2986 continue;
2987 ixgbe_vlan_rx_add_vid(adapter->netdev, vid);
2988 }
2989 }
2990}
2991
2850062a
AD		 2992/**
2993 * ixgbe_write_uc_addr_list - write unicast addresses to RAR table
2994 * @netdev: network interface device structure
2995 *
2996 * Writes unicast address list to the RAR table.
2997 * Returns: -ENOMEM on failure/insufficient address space
2998 * 0 on no addresses written
2999 * X on writing X addresses to the RAR table
3000 **/
3001static int ixgbe_write_uc_addr_list(struct net_device *netdev)
3002{
3003 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3004 struct ixgbe_hw *hw = &adapter->hw;
3005 unsigned int vfn = adapter->num_vfs;
3006 unsigned int rar_entries = hw->mac.num_rar_entries - (vfn + 1);
3007 int count = 0;
3008
3009 /* return ENOMEM indicating insufficient memory for addresses */
3010 if (netdev_uc_count(netdev) > rar_entries)
3011 return -ENOMEM;
3012
3013 if (!netdev_uc_empty(netdev) && rar_entries) {
3014 struct netdev_hw_addr *ha;
3015 /* return error if we do not support writing to RAR table */
3016 if (!hw->mac.ops.set_rar)
3017 return -ENOMEM;
3018
3019 netdev_for_each_uc_addr(ha, netdev) {
3020 if (!rar_entries)
3021 break;
3022 hw->mac.ops.set_rar(hw, rar_entries--, ha->addr,
3023 vfn, IXGBE_RAH_AV);
3024 count++;
3025 }
3026 }
3027 /* write the addresses in reverse order to avoid write combining */
3028 for (; rar_entries > 0 ; rar_entries--)
3029 hw->mac.ops.clear_rar(hw, rar_entries);
3030
3031 return count;
3032}
3033
9a799d71 3034/**
2c5645cf 3035 * ixgbe_set_rx_mode - Unicast, Multicast and Promiscuous mode set
9a799d71
AK		 3036 * @netdev: network interface device structure
3037 *
2c5645cf
CL		 3038 * The set_rx_method entry point is called whenever the unicast/multicast
3039 * address list or the network interface flags are updated. This routine is
3040 * responsible for configuring the hardware for proper unicast, multicast and
3041 * promiscuous mode.
9a799d71 3042 **/
7f870475 3043void ixgbe_set_rx_mode(struct net_device *netdev)
9a799d71
AK		 3044{
3045 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3046 struct ixgbe_hw *hw = &adapter->hw;
2850062a
AD		 3047 u32 fctrl, vmolr = IXGBE_VMOLR_BAM | IXGBE_VMOLR_AUPE;
3048 int count;
9a799d71
AK		 3049
3050 /* Check for Promiscuous and All Multicast modes */
3051
3052 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3053
2850062a
AD		 3054 /* clear the bits we are changing the status of */
3055 fctrl &= ~(IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
3056
9a799d71 3057 if (netdev->flags & IFF_PROMISC) {
e433ea1f 3058 hw->addr_ctrl.user_set_promisc = true;
9a799d71 3059 fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
2850062a 3060 vmolr |= (IXGBE_VMOLR_ROPE | IXGBE_VMOLR_MPE);
5f6c0181
JB		 3061 /* don't hardware filter vlans in promisc mode */
3062 ixgbe_vlan_filter_disable(adapter);
9a799d71 3063 } else {
746b9f02
PM		 3064 if (netdev->flags & IFF_ALLMULTI) {
3065 fctrl |= IXGBE_FCTRL_MPE;
2850062a
AD		 3066 vmolr |= IXGBE_VMOLR_MPE;
3067 } else {
3068 /*
3069 * Write addresses to the MTA, if the attempt fails
3070 * then we should just turn on promiscous mode so
3071 * that we can at least receive multicast traffic
3072 */
3073 hw->mac.ops.update_mc_addr_list(hw, netdev);
3074 vmolr |= IXGBE_VMOLR_ROMPE;
746b9f02 3075 }
5f6c0181 3076 ixgbe_vlan_filter_enable(adapter);
e433ea1f 3077 hw->addr_ctrl.user_set_promisc = false;
2850062a
AD		 3078 /*
3079 * Write addresses to available RAR registers, if there is not
3080 * sufficient space to store all the addresses then enable
3081 * unicast promiscous mode
3082 */
3083 count = ixgbe_write_uc_addr_list(netdev);
3084 if (count < 0) {
3085 fctrl |= IXGBE_FCTRL_UPE;
3086 vmolr |= IXGBE_VMOLR_ROPE;
3087 }
9a799d71
AK		 3088 }
3089
2850062a 3090 if (adapter->num_vfs) {
1cdd1ec8 3091 ixgbe_restore_vf_multicasts(adapter);
2850062a
AD		 3092 vmolr |= IXGBE_READ_REG(hw, IXGBE_VMOLR(adapter->num_vfs)) &
3093 ~(IXGBE_VMOLR_MPE | IXGBE_VMOLR_ROMPE |
3094 IXGBE_VMOLR_ROPE);
3095 IXGBE_WRITE_REG(hw, IXGBE_VMOLR(adapter->num_vfs), vmolr);
3096 }
3097
3098 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
9a799d71
AK		 3099}
3100
021230d4
AV		 3101static void ixgbe_napi_enable_all(struct ixgbe_adapter *adapter)
3102{
3103 int q_idx;
3104 struct ixgbe_q_vector *q_vector;
3105 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
3106
3107 /* legacy and MSI only use one vector */
3108 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
3109 q_vectors = 1;
3110
3111 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
f0848276 3112 struct napi_struct *napi;
7a921c93 3113 q_vector = adapter->q_vector[q_idx];
f0848276 3114 napi = &q_vector->napi;
91281fd3
AD		 3115 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
3116 if (!q_vector->rxr_count || !q_vector->txr_count) {
3117 if (q_vector->txr_count == 1)
3118 napi->poll = &ixgbe_clean_txonly;
3119 else if (q_vector->rxr_count == 1)
3120 napi->poll = &ixgbe_clean_rxonly;
3121 }
3122 }
f0848276
JB		 3123
3124 napi_enable(napi);
021230d4
AV		 3125 }
3126}
3127
3128static void ixgbe_napi_disable_all(struct ixgbe_adapter *adapter)
3129{
3130 int q_idx;
3131 struct ixgbe_q_vector *q_vector;
3132 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
3133
3134 /* legacy and MSI only use one vector */
3135 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
3136 q_vectors = 1;
3137
3138 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
7a921c93 3139 q_vector = adapter->q_vector[q_idx];
021230d4
AV		 3140 napi_disable(&q_vector->napi);
3141 }
3142}
3143
7a6b6f51 3144#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 3145/*
3146 * ixgbe_configure_dcb - Configure DCB hardware
3147 * @adapter: ixgbe adapter struct
3148 *
3149 * This is called by the driver on open to configure the DCB hardware.
3150 * This is also called by the gennetlink interface when reconfiguring
3151 * the DCB state.
3152 */
3153static void ixgbe_configure_dcb(struct ixgbe_adapter *adapter)
3154{
3155 struct ixgbe_hw *hw = &adapter->hw;
5f6c0181 3156 u32 txdctl;
2f90b865
AD		 3157 int i, j;
3158
3159 ixgbe_dcb_check_config(&adapter->dcb_cfg);
3160 ixgbe_dcb_calculate_tc_credits(&adapter->dcb_cfg, DCB_TX_CONFIG);
3161 ixgbe_dcb_calculate_tc_credits(&adapter->dcb_cfg, DCB_RX_CONFIG);
3162
3163 /* reconfigure the hardware */
3164 ixgbe_dcb_hw_config(&adapter->hw, &adapter->dcb_cfg);
3165
3166 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 3167 j = adapter->tx_ring[i]->reg_idx;
2f90b865
AD		 3168 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
3169 /* PThresh workaround for Tx hang with DFP enabled. */
3170 txdctl |= 32;
3171 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl);
3172 }
3173 /* Enable VLAN tag insert/strip */
5f6c0181
JB		 3174 ixgbe_vlan_filter_enable(adapter);
3175
2f90b865
AD		 3176 hw->mac.ops.set_vfta(&adapter->hw, 0, 0, true);
3177}
3178
3179#endif
9a799d71
AK		 3180static void ixgbe_configure(struct ixgbe_adapter *adapter)
3181{
3182 struct net_device *netdev = adapter->netdev;
c4cf55e5 3183 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 3184 int i;
3185
2c5645cf 3186 ixgbe_set_rx_mode(netdev);
9a799d71
AK		 3187
3188 ixgbe_restore_vlan(adapter);
7a6b6f51 3189#ifdef CONFIG_IXGBE_DCB
2f90b865 3190 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
b352e40d
YZ		 3191 if (hw->mac.type == ixgbe_mac_82598EB)
3192 netif_set_gso_max_size(netdev, 32768);
3193 else
3194 netif_set_gso_max_size(netdev, 65536);
2f90b865
AD		 3195 ixgbe_configure_dcb(adapter);
3196 } else {
3197 netif_set_gso_max_size(netdev, 65536);
3198 }
3199#else
3200 netif_set_gso_max_size(netdev, 65536);
3201#endif
9a799d71 3202
eacd73f7
YZ		 3203#ifdef IXGBE_FCOE
3204 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
3205 ixgbe_configure_fcoe(adapter);
3206
3207#endif /* IXGBE_FCOE */
c4cf55e5
PWJ		 3208 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
3209 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 3210 adapter->tx_ring[i]->atr_sample_rate =
c4cf55e5
PWJ		 3211 adapter->atr_sample_rate;
3212 ixgbe_init_fdir_signature_82599(hw, adapter->fdir_pballoc);
3213 } else if (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) {
3214 ixgbe_init_fdir_perfect_82599(hw, adapter->fdir_pballoc);
3215 }
3216
9a799d71
AK		 3217 ixgbe_configure_tx(adapter);
3218 ixgbe_configure_rx(adapter);
3219 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0
PW		 3220 ixgbe_alloc_rx_buffers(adapter, adapter->rx_ring[i],
3221 (adapter->rx_ring[i]->count - 1));
9a799d71
AK		 3222}
3223
e8e26350
PW		 3224static inline bool ixgbe_is_sfp(struct ixgbe_hw *hw)
3225{
3226 switch (hw->phy.type) {
3227 case ixgbe_phy_sfp_avago:
3228 case ixgbe_phy_sfp_ftl:
3229 case ixgbe_phy_sfp_intel:
3230 case ixgbe_phy_sfp_unknown:
ea0a04df
DS		 3231 case ixgbe_phy_sfp_passive_tyco:
3232 case ixgbe_phy_sfp_passive_unknown:
3233 case ixgbe_phy_sfp_active_unknown:
3234 case ixgbe_phy_sfp_ftl_active:
e8e26350
PW		 3235 return true;
3236 default:
3237 return false;
3238 }
3239}
3240
0ecc061d 3241/**
e8e26350
PW		 3242 * ixgbe_sfp_link_config - set up SFP+ link
3243 * @adapter: pointer to private adapter struct
3244 **/
3245static void ixgbe_sfp_link_config(struct ixgbe_adapter *adapter)
3246{
3247 struct ixgbe_hw *hw = &adapter->hw;
3248
3249 if (hw->phy.multispeed_fiber) {
3250 /*
3251 * In multispeed fiber setups, the device may not have
3252 * had a physical connection when the driver loaded.
3253 * If that's the case, the initial link configuration
3254 * couldn't get the MAC into 10G or 1G mode, so we'll
3255 * never have a link status change interrupt fire.
3256 * We need to try and force an autonegotiation
3257 * session, then bring up link.
3258 */
3259 hw->mac.ops.setup_sfp(hw);
3260 if (!(adapter->flags & IXGBE_FLAG_IN_SFP_LINK_TASK))
3261 schedule_work(&adapter->multispeed_fiber_task);
3262 } else {
3263 /*
3264 * Direct Attach Cu and non-multispeed fiber modules
3265 * still need to be configured properly prior to
3266 * attempting link.
3267 */
3268 if (!(adapter->flags & IXGBE_FLAG_IN_SFP_MOD_TASK))
3269 schedule_work(&adapter->sfp_config_module_task);
3270 }
3271}
3272
3273/**
3274 * ixgbe_non_sfp_link_config - set up non-SFP+ link
0ecc061d
PWJ		 3275 * @hw: pointer to private hardware struct
3276 *
3277 * Returns 0 on success, negative on failure
3278 **/
e8e26350 3279static int ixgbe_non_sfp_link_config(struct ixgbe_hw *hw)
0ecc061d
PWJ		 3280{
3281 u32 autoneg;
8620a103 3282 bool negotiation, link_up = false;
0ecc061d
PWJ		 3283 u32 ret = IXGBE_ERR_LINK_SETUP;
3284
3285 if (hw->mac.ops.check_link)
3286 ret = hw->mac.ops.check_link(hw, &autoneg, &link_up, false);
3287
3288 if (ret)
3289 goto link_cfg_out;
3290
3291 if (hw->mac.ops.get_link_capabilities)
8620a103 3292 ret = hw->mac.ops.get_link_capabilities(hw, &autoneg, &negotiation);
0ecc061d
PWJ		 3293 if (ret)
3294 goto link_cfg_out;
3295
8620a103
MC		 3296 if (hw->mac.ops.setup_link)
3297 ret = hw->mac.ops.setup_link(hw, autoneg, negotiation, link_up);
0ecc061d
PWJ		 3298link_cfg_out:
3299 return ret;
3300}
3301
e8e26350
PW		 3302#define IXGBE_MAX_RX_DESC_POLL 10
3303static inline void ixgbe_rx_desc_queue_enable(struct ixgbe_adapter *adapter,
3304 int rxr)
3305{
4a0b9ca0 3306 int j = adapter->rx_ring[rxr]->reg_idx;
e8e26350
PW		 3307 int k;
3308
3309 for (k = 0; k < IXGBE_MAX_RX_DESC_POLL; k++) {
3310 if (IXGBE_READ_REG(&adapter->hw,
3311 IXGBE_RXDCTL(j)) & IXGBE_RXDCTL_ENABLE)
3312 break;
3313 else
3314 msleep(1);
3315 }
3316 if (k >= IXGBE_MAX_RX_DESC_POLL) {
396e799c 3317 e_err(drv, "RXDCTL.ENABLE on Rx queue %d not set within "
849c4542 3318 "the polling period\n", rxr);
e8e26350 3319 }
4a0b9ca0
PW		 3320 ixgbe_release_rx_desc(&adapter->hw, adapter->rx_ring[rxr],
3321 (adapter->rx_ring[rxr]->count - 1));
e8e26350
PW		 3322}
3323
9a799d71
AK		 3324static int ixgbe_up_complete(struct ixgbe_adapter *adapter)
3325{
3326 struct net_device *netdev = adapter->netdev;
9a799d71 3327 struct ixgbe_hw *hw = &adapter->hw;
021230d4 3328 int i, j = 0;
e8e26350 3329 int num_rx_rings = adapter->num_rx_queues;
0ecc061d 3330 int err;
9a799d71 3331 int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
021230d4 3332 u32 txdctl, rxdctl, mhadd;
e8e26350 3333 u32 dmatxctl;
021230d4 3334 u32 gpie;
c9205697 3335 u32 ctrl_ext;
9a799d71 3336
5eba3699
AV		 3337 ixgbe_get_hw_control(adapter);
3338
021230d4
AV		 3339 if ((adapter->flags & IXGBE_FLAG_MSIX_ENABLED) ||
3340 (adapter->flags & IXGBE_FLAG_MSI_ENABLED)) {
9a799d71
AK		 3341 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
3342 gpie = (IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_EIAME |
b4617240 3343 IXGBE_GPIE_PBA_SUPPORT | IXGBE_GPIE_OCD);
9a799d71
AK		 3344 } else {
3345 /* MSI only */
021230d4 3346 gpie = 0;
9a799d71 3347 }
1cdd1ec8
GR		 3348 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
3349 gpie &= ~IXGBE_GPIE_VTMODE_MASK;
3350 gpie |= IXGBE_GPIE_VTMODE_64;
3351 }
021230d4
AV		 3352 /* XXX: to interrupt immediately for EICS writes, enable this */
3353 /* gpie |= IXGBE_GPIE_EIMEN; */
3354 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
9a799d71
AK		 3355 }
3356
9b471446
JB		 3357 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
3358 /*
3359 * use EIAM to auto-mask when MSI-X interrupt is asserted
3360 * this saves a register write for every interrupt
3361 */
3362 switch (hw->mac.type) {
3363 case ixgbe_mac_82598EB:
3364 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
3365 break;
3366 default:
3367 case ixgbe_mac_82599EB:
3368 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(0), 0xFFFFFFFF);
3369 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(1), 0xFFFFFFFF);
3370 break;
3371 }
3372 } else {
021230d4
AV		 3373 /* legacy interrupts, use EIAM to auto-mask when reading EICR,
3374 * specifically only auto mask tx and rx interrupts */
3375 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
3376 }
9a799d71 3377
119fc60a
MC		 3378 /* Enable Thermal over heat sensor interrupt */
3379 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) {
3380 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
3381 gpie |= IXGBE_SDP0_GPIEN;
3382 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
3383 }
3384
0befdb3e
JB		 3385 /* Enable fan failure interrupt if media type is copper */
3386 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
3387 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
3388 gpie |= IXGBE_SDP1_GPIEN;
3389 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
3390 }
3391
e8e26350
PW		 3392 if (hw->mac.type == ixgbe_mac_82599EB) {
3393 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
3394 gpie |= IXGBE_SDP1_GPIEN;
3395 gpie |= IXGBE_SDP2_GPIEN;
3396 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
3397 }
3398
63f39bd1
YZ		 3399#ifdef IXGBE_FCOE
3400 /* adjust max frame to be able to do baby jumbo for FCoE */
f34c5c82 3401 if ((netdev->features & NETIF_F_FCOE_MTU) &&
63f39bd1
YZ		 3402 (max_frame < IXGBE_FCOE_JUMBO_FRAME_SIZE))
3403 max_frame = IXGBE_FCOE_JUMBO_FRAME_SIZE;
3404
3405#endif /* IXGBE_FCOE */
021230d4 3406 mhadd = IXGBE_READ_REG(hw, IXGBE_MHADD);
9a799d71
AK		 3407 if (max_frame != (mhadd >> IXGBE_MHADD_MFS_SHIFT)) {
3408 mhadd &= ~IXGBE_MHADD_MFS_MASK;
3409 mhadd |= max_frame << IXGBE_MHADD_MFS_SHIFT;
3410
3411 IXGBE_WRITE_REG(hw, IXGBE_MHADD, mhadd);
3412 }
3413
3414 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 3415 j = adapter->tx_ring[i]->reg_idx;
021230d4 3416 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
ef021194
JB		 3417 if (adapter->rx_itr_setting == 0) {
3418 /* cannot set wthresh when itr==0 */
3419 txdctl &= ~0x007F0000;
3420 } else {
3421 /* enable WTHRESH=8 descriptors, to encourage burst writeback */
3422 txdctl |= (8 << 16);
3423 }
e8e26350
PW		 3424 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl);
3425 }
3426
3427 if (hw->mac.type == ixgbe_mac_82599EB) {
3428 /* DMATXCTL.EN must be set after all Tx queue config is done */
3429 dmatxctl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
3430 dmatxctl |= IXGBE_DMATXCTL_TE;
3431 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, dmatxctl);
3432 }
3433 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 3434 j = adapter->tx_ring[i]->reg_idx;
e8e26350 3435 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
9a799d71 3436 txdctl |= IXGBE_TXDCTL_ENABLE;
021230d4 3437 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl);
1cdd1ec8
GR		 3438 if (hw->mac.type == ixgbe_mac_82599EB) {
3439 int wait_loop = 10;
3440 /* poll for Tx Enable ready */
3441 do {
3442 msleep(1);
3443 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
3444 } while (--wait_loop &&
3445 !(txdctl & IXGBE_TXDCTL_ENABLE));
3446 if (!wait_loop)
396e799c 3447 e_err(drv, "Could not enable Tx Queue %d\n", j);
1cdd1ec8 3448 }
9a799d71
AK		 3449 }
3450
e8e26350 3451 for (i = 0; i < num_rx_rings; i++) {
4a0b9ca0 3452 j = adapter->rx_ring[i]->reg_idx;
021230d4
AV		 3453 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
3454 /* enable PTHRESH=32 descriptors (half the internal cache)
3455 * and HTHRESH=0 descriptors (to minimize latency on fetch),
3456 * this also removes a pesky rx_no_buffer_count increment */
3457 rxdctl |= 0x0020;
9a799d71 3458 rxdctl |= IXGBE_RXDCTL_ENABLE;
021230d4 3459 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), rxdctl);
e8e26350
PW		 3460 if (hw->mac.type == ixgbe_mac_82599EB)
3461 ixgbe_rx_desc_queue_enable(adapter, i);
9a799d71
AK		 3462 }
3463 /* enable all receives */
3464 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
e8e26350
PW		 3465 if (hw->mac.type == ixgbe_mac_82598EB)
3466 rxdctl |= (IXGBE_RXCTRL_DMBYPS | IXGBE_RXCTRL_RXEN);
3467 else
3468 rxdctl |= IXGBE_RXCTRL_RXEN;
3469 hw->mac.ops.enable_rx_dma(hw, rxdctl);
9a799d71
AK		 3470
3471 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
3472 ixgbe_configure_msix(adapter);
3473 else
3474 ixgbe_configure_msi_and_legacy(adapter);
3475
61fac744
PW		 3476 /* enable the optics */
3477 if (hw->phy.multispeed_fiber)
3478 hw->mac.ops.enable_tx_laser(hw);
3479
9a799d71 3480 clear_bit(__IXGBE_DOWN, &adapter->state);
021230d4
AV		 3481 ixgbe_napi_enable_all(adapter);
3482
3483 /* clear any pending interrupts, may auto mask */
3484 IXGBE_READ_REG(hw, IXGBE_EICR);
3485
9a799d71
AK		 3486 ixgbe_irq_enable(adapter);
3487
bf069c97
DS		 3488 /*
3489 * If this adapter has a fan, check to see if we had a failure
3490 * before we enabled the interrupt.
3491 */
3492 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
3493 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
3494 if (esdp & IXGBE_ESDP_SDP1)
396e799c 3495 e_crit(drv, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 3496 }
3497
e8e26350
PW		 3498 /*
3499 * For hot-pluggable SFP+ devices, a new SFP+ module may have
19343de2
DS		 3500 * arrived before interrupts were enabled but after probe. Such
3501 * devices wouldn't have their type identified yet. We need to
3502 * kick off the SFP+ module setup first, then try to bring up link.
e8e26350
PW		 3503 * If we're not hot-pluggable SFP+, we just need to configure link
3504 * and bring it up.
3505 */
19343de2
DS		 3506 if (hw->phy.type == ixgbe_phy_unknown) {
3507 err = hw->phy.ops.identify(hw);
3508 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
5da43c1a
DS		 3509 /*
3510 * Take the device down and schedule the sfp tasklet
3511 * which will unregister_netdev and log it.
3512 */
19343de2 3513 ixgbe_down(adapter);
5da43c1a 3514 schedule_work(&adapter->sfp_config_module_task);
19343de2
DS		 3515 return err;
3516 }
e8e26350
PW		 3517 }
3518
3519 if (ixgbe_is_sfp(hw)) {
3520 ixgbe_sfp_link_config(adapter);
3521 } else {
3522 err = ixgbe_non_sfp_link_config(hw);
3523 if (err)
396e799c 3524 e_err(probe, "link_config FAILED %d\n", err);
e8e26350 3525 }
0ecc061d 3526
c4cf55e5
PWJ		 3527 for (i = 0; i < adapter->num_tx_queues; i++)
3528 set_bit(__IXGBE_FDIR_INIT_DONE,
4a0b9ca0 3529 &(adapter->tx_ring[i]->reinit_state));
c4cf55e5 3530
1da100bb
PWJ		 3531 /* enable transmits */
3532 netif_tx_start_all_queues(netdev);
3533
9a799d71
AK		 3534 /* bring the link up in the watchdog, this could race with our first
3535 * link up interrupt but shouldn't be a problem */
cf8280ee
JB		 3536 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
3537 adapter->link_check_timeout = jiffies;
9a799d71 3538 mod_timer(&adapter->watchdog_timer, jiffies);
c9205697
GR		 3539
3540 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
3541 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
3542 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
3543 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
3544
9a799d71
AK		 3545 return 0;
3546}
3547
d4f80882
AV		 3548void ixgbe_reinit_locked(struct ixgbe_adapter *adapter)
3549{
3550 WARN_ON(in_interrupt());
3551 while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state))
3552 msleep(1);
3553 ixgbe_down(adapter);
5809a1ae
GR		 3554 /*
3555 * If SR-IOV enabled then wait a bit before bringing the adapter
3556 * back up to give the VFs time to respond to the reset. The
3557 * two second wait is based upon the watchdog timer cycle in
3558 * the VF driver.
3559 */
3560 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
3561 msleep(2000);
d4f80882
AV		 3562 ixgbe_up(adapter);
3563 clear_bit(__IXGBE_RESETTING, &adapter->state);
3564}
3565
9a799d71
AK		 3566int ixgbe_up(struct ixgbe_adapter *adapter)
3567{
3568 /* hardware has been reset, we need to reload some things */
3569 ixgbe_configure(adapter);
3570
3571 return ixgbe_up_complete(adapter);
3572}
3573
3574void ixgbe_reset(struct ixgbe_adapter *adapter)
3575{
c44ade9e 3576 struct ixgbe_hw *hw = &adapter->hw;
8ca783ab
DS		 3577 int err;
3578
3579 err = hw->mac.ops.init_hw(hw);
da4dd0f7
PWJ		 3580 switch (err) {
3581 case 0:
3582 case IXGBE_ERR_SFP_NOT_PRESENT:
3583 break;
3584 case IXGBE_ERR_MASTER_REQUESTS_PENDING:
849c4542 3585 e_dev_err("master disable timed out\n");
da4dd0f7 3586 break;
794caeb2
PWJ		 3587 case IXGBE_ERR_EEPROM_VERSION:
3588 /* We are running on a pre-production device, log a warning */
849c4542
ET		 3589 e_dev_warn("This device is a pre-production adapter/LOM. "
3590 "Please be aware there may be issuesassociated with "
3591 "your hardware. If you are experiencing problems "
3592 "please contact your Intel or hardware "
3593 "representative who provided you with this "
3594 "hardware.\n");
794caeb2 3595 break;
da4dd0f7 3596 default:
849c4542 3597 e_dev_err("Hardware Error: %d\n", err);
da4dd0f7 3598 }
9a799d71
AK		 3599
3600 /* reprogram the RAR[0] in case user changed it. */
1cdd1ec8
GR		 3601 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs,
3602 IXGBE_RAH_AV);
9a799d71
AK		 3603}
3604
9a799d71
AK		 3605/**
3606 * ixgbe_clean_rx_ring - Free Rx Buffers per Queue
3607 * @adapter: board private structure
3608 * @rx_ring: ring to free buffers from
3609 **/
3610static void ixgbe_clean_rx_ring(struct ixgbe_adapter *adapter,
b4617240 3611 struct ixgbe_ring *rx_ring)
9a799d71
AK		 3612{
3613 struct pci_dev *pdev = adapter->pdev;
3614 unsigned long size;
3615 unsigned int i;
3616
3617 /* Free all the Rx ring sk_buffs */
3618
3619 for (i = 0; i < rx_ring->count; i++) {
3620 struct ixgbe_rx_buffer *rx_buffer_info;
3621
3622 rx_buffer_info = &rx_ring->rx_buffer_info[i];
3623 if (rx_buffer_info->dma) {
1b507730 3624 dma_unmap_single(&pdev->dev, rx_buffer_info->dma,
b4617240 3625 rx_ring->rx_buf_len,
1b507730 3626 DMA_FROM_DEVICE);
9a799d71
AK		 3627 rx_buffer_info->dma = 0;
3628 }
3629 if (rx_buffer_info->skb) {
f8212f97 3630 struct sk_buff *skb = rx_buffer_info->skb;
9a799d71 3631 rx_buffer_info->skb = NULL;
f8212f97
AD		 3632 do {
3633 struct sk_buff *this = skb;
e8171aaa 3634 if (IXGBE_RSC_CB(this)->delay_unmap) {
1b507730
NN		 3635 dma_unmap_single(&pdev->dev,
3636 IXGBE_RSC_CB(this)->dma,
43634e82 3637 rx_ring->rx_buf_len,
1b507730 3638 DMA_FROM_DEVICE);
fd3686a8 3639 IXGBE_RSC_CB(this)->dma = 0;
e8171aaa 3640 IXGBE_RSC_CB(skb)->delay_unmap = false;
fd3686a8 3641 }
f8212f97
AD		 3642 skb = skb->prev;
3643 dev_kfree_skb(this);
3644 } while (skb);
9a799d71
AK		 3645 }
3646 if (!rx_buffer_info->page)
3647 continue;
4f57ca6e 3648 if (rx_buffer_info->page_dma) {
1b507730
NN		 3649 dma_unmap_page(&pdev->dev, rx_buffer_info->page_dma,
3650 PAGE_SIZE / 2, DMA_FROM_DEVICE);
4f57ca6e
JB		 3651 rx_buffer_info->page_dma = 0;
3652 }
9a799d71
AK		 3653 put_page(rx_buffer_info->page);
3654 rx_buffer_info->page = NULL;
762f4c57 3655 rx_buffer_info->page_offset = 0;
9a799d71
AK		 3656 }
3657
3658 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
3659 memset(rx_ring->rx_buffer_info, 0, size);
3660
3661 /* Zero out the descriptor ring */
3662 memset(rx_ring->desc, 0, rx_ring->size);
3663
3664 rx_ring->next_to_clean = 0;
3665 rx_ring->next_to_use = 0;
3666
9891ca7c
JB		 3667 if (rx_ring->head)
3668 writel(0, adapter->hw.hw_addr + rx_ring->head);
3669 if (rx_ring->tail)
3670 writel(0, adapter->hw.hw_addr + rx_ring->tail);
9a799d71
AK		 3671}
3672
3673/**
3674 * ixgbe_clean_tx_ring - Free Tx Buffers
3675 * @adapter: board private structure
3676 * @tx_ring: ring to be cleaned
3677 **/
3678static void ixgbe_clean_tx_ring(struct ixgbe_adapter *adapter,
b4617240 3679 struct ixgbe_ring *tx_ring)
9a799d71
AK		 3680{
3681 struct ixgbe_tx_buffer *tx_buffer_info;
3682 unsigned long size;
3683 unsigned int i;
3684
3685 /* Free all the Tx ring sk_buffs */
3686
3687 for (i = 0; i < tx_ring->count; i++) {
3688 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3689 ixgbe_unmap_and_free_tx_resource(adapter, tx_buffer_info);
3690 }
3691
3692 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
3693 memset(tx_ring->tx_buffer_info, 0, size);
3694
3695 /* Zero out the descriptor ring */
3696 memset(tx_ring->desc, 0, tx_ring->size);
3697
3698 tx_ring->next_to_use = 0;
3699 tx_ring->next_to_clean = 0;
3700
9891ca7c
JB		 3701 if (tx_ring->head)
3702 writel(0, adapter->hw.hw_addr + tx_ring->head);
3703 if (tx_ring->tail)
3704 writel(0, adapter->hw.hw_addr + tx_ring->tail);
9a799d71
AK		 3705}
3706
3707/**
021230d4 3708 * ixgbe_clean_all_rx_rings - Free Rx Buffers for all queues
9a799d71
AK		 3709 * @adapter: board private structure
3710 **/
021230d4 3711static void ixgbe_clean_all_rx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 3712{
3713 int i;
3714
021230d4 3715 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 3716 ixgbe_clean_rx_ring(adapter, adapter->rx_ring[i]);
9a799d71
AK		 3717}
3718
3719/**
021230d4 3720 * ixgbe_clean_all_tx_rings - Free Tx Buffers for all queues
9a799d71
AK		 3721 * @adapter: board private structure
3722 **/
021230d4 3723static void ixgbe_clean_all_tx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 3724{
3725 int i;
3726
021230d4 3727 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 3728 ixgbe_clean_tx_ring(adapter, adapter->tx_ring[i]);
9a799d71
AK		 3729}
3730
3731void ixgbe_down(struct ixgbe_adapter *adapter)
3732{
3733 struct net_device *netdev = adapter->netdev;
7f821875 3734 struct ixgbe_hw *hw = &adapter->hw;
9a799d71 3735 u32 rxctrl;
7f821875
JB		 3736 u32 txdctl;
3737 int i, j;
9a799d71
AK		 3738
3739 /* signal that we are down to the interrupt handler */
3740 set_bit(__IXGBE_DOWN, &adapter->state);
3741
767081ad
GR		 3742 /* disable receive for all VFs and wait one second */
3743 if (adapter->num_vfs) {
767081ad
GR		 3744 /* ping all the active vfs to let them know we are going down */
3745 ixgbe_ping_all_vfs(adapter);
581d1aa7 3746
767081ad
GR		 3747 /* Disable all VFTE/VFRE TX/RX */
3748 ixgbe_disable_tx_rx(adapter);
581d1aa7
GR		 3749
3750 /* Mark all the VFs as inactive */
3751 for (i = 0 ; i < adapter->num_vfs; i++)
3752 adapter->vfinfo[i].clear_to_send = 0;
767081ad
GR		 3753 }
3754
9a799d71 3755 /* disable receives */
7f821875
JB		 3756 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
3757 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
9a799d71 3758
7f821875 3759 IXGBE_WRITE_FLUSH(hw);
9a799d71
AK		 3760 msleep(10);
3761
7f821875
JB		 3762 netif_tx_stop_all_queues(netdev);
3763
0a1f87cb
DS		 3764 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
3765 del_timer_sync(&adapter->sfp_timer);
9a799d71 3766 del_timer_sync(&adapter->watchdog_timer);
cf8280ee 3767 cancel_work_sync(&adapter->watchdog_task);
9a799d71 3768
c0dfb90e
JF		 3769 netif_carrier_off(netdev);
3770 netif_tx_disable(netdev);
3771
3772 ixgbe_irq_disable(adapter);
3773
3774 ixgbe_napi_disable_all(adapter);
3775
c4cf55e5
PWJ		 3776 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
3777 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
3778 cancel_work_sync(&adapter->fdir_reinit_task);
3779
119fc60a
MC		 3780 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
3781 cancel_work_sync(&adapter->check_overtemp_task);
3782
7f821875
JB		 3783 /* disable transmits in the hardware now that interrupts are off */
3784 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 3785 j = adapter->tx_ring[i]->reg_idx;
7f821875
JB		 3786 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
3787 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j),
3788 (txdctl & ~IXGBE_TXDCTL_ENABLE));
3789 }
88512539
PW		 3790 /* Disable the Tx DMA engine on 82599 */
3791 if (hw->mac.type == ixgbe_mac_82599EB)
3792 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL,
3793 (IXGBE_READ_REG(hw, IXGBE_DMATXCTL) &
3794 ~IXGBE_DMATXCTL_TE));
7f821875 3795
9f756f01
JF		 3796 /* power down the optics */
3797 if (hw->phy.multispeed_fiber)
3798 hw->mac.ops.disable_tx_laser(hw);
3799
9a713e7c
PW		 3800 /* clear n-tuple filters that are cached */
3801 ethtool_ntuple_flush(netdev);
3802
6f4a0e45
PL		 3803 if (!pci_channel_offline(adapter->pdev))
3804 ixgbe_reset(adapter);
9a799d71
AK		 3805 ixgbe_clean_all_tx_rings(adapter);
3806 ixgbe_clean_all_rx_rings(adapter);
3807
5dd2d332 3808#ifdef CONFIG_IXGBE_DCA
96b0e0f6 3809 /* since we reset the hardware DCA settings were cleared */
e35ec126 3810 ixgbe_setup_dca(adapter);
96b0e0f6 3811#endif
9a799d71
AK		 3812}
3813
9a799d71 3814/**
021230d4
AV		 3815 * ixgbe_poll - NAPI Rx polling callback
3816 * @napi: structure for representing this polling device
3817 * @budget: how many packets driver is allowed to clean
3818 *
3819 * This function is used for legacy and MSI, NAPI mode
9a799d71 3820 **/
021230d4 3821static int ixgbe_poll(struct napi_struct *napi, int budget)
9a799d71 3822{
9a1a69ad
JB		 3823 struct ixgbe_q_vector *q_vector =
3824 container_of(napi, struct ixgbe_q_vector, napi);
021230d4 3825 struct ixgbe_adapter *adapter = q_vector->adapter;
9a1a69ad 3826 int tx_clean_complete, work_done = 0;
9a799d71 3827
5dd2d332 3828#ifdef CONFIG_IXGBE_DCA
bd0362dd 3829 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
4a0b9ca0
PW		 3830 ixgbe_update_tx_dca(adapter, adapter->tx_ring[0]);
3831 ixgbe_update_rx_dca(adapter, adapter->rx_ring[0]);
bd0362dd
JC		 3832 }
3833#endif
3834
4a0b9ca0
PW		 3835 tx_clean_complete = ixgbe_clean_tx_irq(q_vector, adapter->tx_ring[0]);
3836 ixgbe_clean_rx_irq(q_vector, adapter->rx_ring[0], &work_done, budget);
9a799d71 3837
9a1a69ad 3838 if (!tx_clean_complete)
d2c7ddd6
DM		 3839 work_done = budget;
3840
53e52c72
DM		 3841 /* If budget not fully consumed, exit the polling mode */
3842 if (work_done < budget) {
288379f0 3843 napi_complete(napi);
f7554a2b 3844 if (adapter->rx_itr_setting & 1)
f494e8fa 3845 ixgbe_set_itr(adapter);
d4f80882 3846 if (!test_bit(__IXGBE_DOWN, &adapter->state))
835462fc 3847 ixgbe_irq_enable_queues(adapter, IXGBE_EIMS_RTX_QUEUE);
9a799d71 3848 }
9a799d71
AK		 3849 return work_done;
3850}
3851
3852/**
3853 * ixgbe_tx_timeout - Respond to a Tx Hang
3854 * @netdev: network interface device structure
3855 **/
3856static void ixgbe_tx_timeout(struct net_device *netdev)
3857{
3858 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3859
3860 /* Do the reset outside of interrupt context */
3861 schedule_work(&adapter->reset_task);
3862}
3863
3864static void ixgbe_reset_task(struct work_struct *work)
3865{
3866 struct ixgbe_adapter *adapter;
3867 adapter = container_of(work, struct ixgbe_adapter, reset_task);
3868
2f90b865
AD		 3869 /* If we're already down or resetting, just bail */
3870 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
3871 test_bit(__IXGBE_RESETTING, &adapter->state))
3872 return;
3873
9a799d71
AK		 3874 adapter->tx_timeout_count++;
3875
dcd79aeb
TI		 3876 ixgbe_dump(adapter);
3877 netdev_err(adapter->netdev, "Reset adapter\n");
d4f80882 3878 ixgbe_reinit_locked(adapter);
9a799d71
AK		 3879}
3880
bc97114d
PWJ		 3881#ifdef CONFIG_IXGBE_DCB
3882static inline bool ixgbe_set_dcb_queues(struct ixgbe_adapter *adapter)
b9804972 3883{
bc97114d 3884 bool ret = false;
0cefafad 3885 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_DCB];
b9804972 3886
0cefafad
JB		 3887 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED))
3888 return ret;
3889
3890 f->mask = 0x7 << 3;
3891 adapter->num_rx_queues = f->indices;
3892 adapter->num_tx_queues = f->indices;
3893 ret = true;
2f90b865 3894
bc97114d
PWJ		 3895 return ret;
3896}
3897#endif
3898
4df10466
JB		 3899/**
3900 * ixgbe_set_rss_queues: Allocate queues for RSS
3901 * @adapter: board private structure to initialize
3902 *
3903 * This is our "base" multiqueue mode. RSS (Receive Side Scaling) will try
3904 * to allocate one Rx queue per CPU, and if available, one Tx queue per CPU.
3905 *
3906 **/
bc97114d
PWJ		 3907static inline bool ixgbe_set_rss_queues(struct ixgbe_adapter *adapter)
3908{
3909 bool ret = false;
0cefafad 3910 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_RSS];
bc97114d
PWJ		 3911
3912 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
0cefafad
JB		 3913 f->mask = 0xF;
3914 adapter->num_rx_queues = f->indices;
3915 adapter->num_tx_queues = f->indices;
bc97114d
PWJ		 3916 ret = true;
3917 } else {
bc97114d 3918 ret = false;
b9804972
JB		 3919 }
3920
bc97114d
PWJ		 3921 return ret;
3922}
3923
c4cf55e5
PWJ		 3924/**
3925 * ixgbe_set_fdir_queues: Allocate queues for Flow Director
3926 * @adapter: board private structure to initialize
3927 *
3928 * Flow Director is an advanced Rx filter, attempting to get Rx flows back
3929 * to the original CPU that initiated the Tx session. This runs in addition
3930 * to RSS, so if a packet doesn't match an FDIR filter, we can still spread the
3931 * Rx load across CPUs using RSS.
3932 *
3933 **/
3934static bool inline ixgbe_set_fdir_queues(struct ixgbe_adapter *adapter)
3935{
3936 bool ret = false;
3937 struct ixgbe_ring_feature *f_fdir = &adapter->ring_feature[RING_F_FDIR];
3938
3939 f_fdir->indices = min((int)num_online_cpus(), f_fdir->indices);
3940 f_fdir->mask = 0;
3941
3942 /* Flow Director must have RSS enabled */
3943 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED &&
3944 ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
3945 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)))) {
3946 adapter->num_tx_queues = f_fdir->indices;
3947 adapter->num_rx_queues = f_fdir->indices;
3948 ret = true;
3949 } else {
3950 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
3951 adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
3952 }
3953 return ret;
3954}
3955
0331a832
YZ		 3956#ifdef IXGBE_FCOE
3957/**
3958 * ixgbe_set_fcoe_queues: Allocate queues for Fiber Channel over Ethernet (FCoE)
3959 * @adapter: board private structure to initialize
3960 *
3961 * FCoE RX FCRETA can use up to 8 rx queues for up to 8 different exchanges.
3962 * The ring feature mask is not used as a mask for FCoE, as it can take any 8
3963 * rx queues out of the max number of rx queues, instead, it is used as the
3964 * index of the first rx queue used by FCoE.
3965 *
3966 **/
3967static inline bool ixgbe_set_fcoe_queues(struct ixgbe_adapter *adapter)
3968{
3969 bool ret = false;
3970 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE];
3971
3972 f->indices = min((int)num_online_cpus(), f->indices);
3973 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
8de8b2e6
YZ		 3974 adapter->num_rx_queues = 1;
3975 adapter->num_tx_queues = 1;
0331a832
YZ		 3976#ifdef CONFIG_IXGBE_DCB
3977 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
396e799c 3978 e_info(probe, "FCoE enabled with DCB\n");
0331a832
YZ		 3979 ixgbe_set_dcb_queues(adapter);
3980 }
3981#endif
3982 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
396e799c 3983 e_info(probe, "FCoE enabled with RSS\n");
8faa2a78
YZ		 3984 if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) ||
3985 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE))
3986 ixgbe_set_fdir_queues(adapter);
3987 else
3988 ixgbe_set_rss_queues(adapter);
0331a832
YZ		 3989 }
3990 /* adding FCoE rx rings to the end */
3991 f->mask = adapter->num_rx_queues;
3992 adapter->num_rx_queues += f->indices;
8de8b2e6 3993 adapter->num_tx_queues += f->indices;
0331a832
YZ		 3994
3995 ret = true;
3996 }
3997
3998 return ret;
3999}
4000
4001#endif /* IXGBE_FCOE */
1cdd1ec8
GR		 4002/**
4003 * ixgbe_set_sriov_queues: Allocate queues for IOV use
4004 * @adapter: board private structure to initialize
4005 *
4006 * IOV doesn't actually use anything, so just NAK the
4007 * request for now and let the other queue routines
4008 * figure out what to do.
4009 */
4010static inline bool ixgbe_set_sriov_queues(struct ixgbe_adapter *adapter)
4011{
4012 return false;
4013}
4014
4df10466
JB		 4015/*
4016 * ixgbe_set_num_queues: Allocate queues for device, feature dependant
4017 * @adapter: board private structure to initialize
4018 *
4019 * This is the top level queue allocation routine. The order here is very
4020 * important, starting with the "most" number of features turned on at once,
4021 * and ending with the smallest set of features. This way large combinations
4022 * can be allocated if they're turned on, and smaller combinations are the
4023 * fallthrough conditions.
4024 *
4025 **/
bc97114d
PWJ		 4026static void ixgbe_set_num_queues(struct ixgbe_adapter *adapter)
4027{
1cdd1ec8
GR		 4028 /* Start with base case */
4029 adapter->num_rx_queues = 1;
4030 adapter->num_tx_queues = 1;
4031 adapter->num_rx_pools = adapter->num_rx_queues;
4032 adapter->num_rx_queues_per_pool = 1;
4033
4034 if (ixgbe_set_sriov_queues(adapter))
4035 return;
4036
0331a832
YZ		 4037#ifdef IXGBE_FCOE
4038 if (ixgbe_set_fcoe_queues(adapter))
4039 goto done;
4040
4041#endif /* IXGBE_FCOE */
bc97114d
PWJ		 4042#ifdef CONFIG_IXGBE_DCB
4043 if (ixgbe_set_dcb_queues(adapter))
af22ab1b 4044 goto done;
bc97114d
PWJ		 4045
4046#endif
c4cf55e5
PWJ		 4047 if (ixgbe_set_fdir_queues(adapter))
4048 goto done;
4049
bc97114d 4050 if (ixgbe_set_rss_queues(adapter))
af22ab1b
WF		 4051 goto done;
4052
4053 /* fallback to base case */
4054 adapter->num_rx_queues = 1;
4055 adapter->num_tx_queues = 1;
4056
4057done:
4058 /* Notify the stack of the (possibly) reduced Tx Queue count. */
f0796d5c 4059 netif_set_real_num_tx_queues(adapter->netdev, adapter->num_tx_queues);
b9804972
JB		 4060}
4061
021230d4 4062static void ixgbe_acquire_msix_vectors(struct ixgbe_adapter *adapter,
b4617240 4063 int vectors)
021230d4
AV		 4064{
4065 int err, vector_threshold;
4066
4067 /* We'll want at least 3 (vector_threshold):
4068 * 1) TxQ[0] Cleanup
4069 * 2) RxQ[0] Cleanup
4070 * 3) Other (Link Status Change, etc.)
4071 * 4) TCP Timer (optional)
4072 */
4073 vector_threshold = MIN_MSIX_COUNT;
4074
4075 /* The more we get, the more we will assign to Tx/Rx Cleanup
4076 * for the separate queues...where Rx Cleanup >= Tx Cleanup.
4077 * Right now, we simply care about how many we'll get; we'll
4078 * set them up later while requesting irq's.
4079 */
4080 while (vectors >= vector_threshold) {
4081 err = pci_enable_msix(adapter->pdev, adapter->msix_entries,
b4617240 4082 vectors);
021230d4
AV		 4083 if (!err) /* Success in acquiring all requested vectors. */
4084 break;
4085 else if (err < 0)
4086 vectors = 0; /* Nasty failure, quit now */
4087 else /* err == number of vectors we should try again with */
4088 vectors = err;
4089 }
4090
4091 if (vectors < vector_threshold) {
4092 /* Can't allocate enough MSI-X interrupts? Oh well.
4093 * This just means we'll go with either a single MSI
4094 * vector or fall back to legacy interrupts.
4095 */
849c4542
ET		 4096 netif_printk(adapter, hw, KERN_DEBUG, adapter->netdev,
4097 "Unable to allocate MSI-X interrupts\n");
021230d4
AV		 4098 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
4099 kfree(adapter->msix_entries);
4100 adapter->msix_entries = NULL;
021230d4
AV		 4101 } else {
4102 adapter->flags |= IXGBE_FLAG_MSIX_ENABLED; /* Woot! */
eb7f139c
PWJ		 4103 /*
4104 * Adjust for only the vectors we'll use, which is minimum
4105 * of max_msix_q_vectors + NON_Q_VECTORS, or the number of
4106 * vectors we were allocated.
4107 */
4108 adapter->num_msix_vectors = min(vectors,
4109 adapter->max_msix_q_vectors + NON_Q_VECTORS);
021230d4
AV		 4110 }
4111}
4112
021230d4 4113/**
bc97114d 4114 * ixgbe_cache_ring_rss - Descriptor ring to register mapping for RSS
021230d4
AV		 4115 * @adapter: board private structure to initialize
4116 *
bc97114d
PWJ		 4117 * Cache the descriptor ring offsets for RSS to the assigned rings.
4118 *
021230d4 4119 **/
bc97114d 4120static inline bool ixgbe_cache_ring_rss(struct ixgbe_adapter *adapter)
021230d4 4121{
bc97114d
PWJ		 4122 int i;
4123 bool ret = false;
4124
4125 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
4126 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 4127 adapter->rx_ring[i]->reg_idx = i;
bc97114d 4128 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 4129 adapter->tx_ring[i]->reg_idx = i;
bc97114d
PWJ		 4130 ret = true;
4131 } else {
4132 ret = false;
4133 }
4134
4135 return ret;
4136}
4137
4138#ifdef CONFIG_IXGBE_DCB
4139/**
4140 * ixgbe_cache_ring_dcb - Descriptor ring to register mapping for DCB
4141 * @adapter: board private structure to initialize
4142 *
4143 * Cache the descriptor ring offsets for DCB to the assigned rings.
4144 *
4145 **/
4146static inline bool ixgbe_cache_ring_dcb(struct ixgbe_adapter *adapter)
4147{
4148 int i;
4149 bool ret = false;
4150 int dcb_i = adapter->ring_feature[RING_F_DCB].indices;
4151
4152 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
4153 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
2f90b865
AD		 4154 /* the number of queues is assumed to be symmetric */
4155 for (i = 0; i < dcb_i; i++) {
4a0b9ca0
PW		 4156 adapter->rx_ring[i]->reg_idx = i << 3;
4157 adapter->tx_ring[i]->reg_idx = i << 2;
2f90b865 4158 }
bc97114d 4159 ret = true;
e8e26350 4160 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
f92ef202
PW		 4161 if (dcb_i == 8) {
4162 /*
4163 * Tx TC0 starts at: descriptor queue 0
4164 * Tx TC1 starts at: descriptor queue 32
4165 * Tx TC2 starts at: descriptor queue 64
4166 * Tx TC3 starts at: descriptor queue 80
4167 * Tx TC4 starts at: descriptor queue 96
4168 * Tx TC5 starts at: descriptor queue 104
4169 * Tx TC6 starts at: descriptor queue 112
4170 * Tx TC7 starts at: descriptor queue 120
4171 *
4172 * Rx TC0-TC7 are offset by 16 queues each
4173 */
4174 for (i = 0; i < 3; i++) {
4a0b9ca0
PW		 4175 adapter->tx_ring[i]->reg_idx = i << 5;
4176 adapter->rx_ring[i]->reg_idx = i << 4;
f92ef202
PW		 4177 }
4178 for ( ; i < 5; i++) {
4a0b9ca0 4179 adapter->tx_ring[i]->reg_idx =
f92ef202 4180 ((i + 2) << 4);
4a0b9ca0 4181 adapter->rx_ring[i]->reg_idx = i << 4;
f92ef202
PW		 4182 }
4183 for ( ; i < dcb_i; i++) {
4a0b9ca0 4184 adapter->tx_ring[i]->reg_idx =
f92ef202 4185 ((i + 8) << 3);
4a0b9ca0 4186 adapter->rx_ring[i]->reg_idx = i << 4;
f92ef202
PW		 4187 }
4188
4189 ret = true;
4190 } else if (dcb_i == 4) {
4191 /*
4192 * Tx TC0 starts at: descriptor queue 0
4193 * Tx TC1 starts at: descriptor queue 64
4194 * Tx TC2 starts at: descriptor queue 96
4195 * Tx TC3 starts at: descriptor queue 112
4196 *
4197 * Rx TC0-TC3 are offset by 32 queues each
4198 */
4a0b9ca0
PW		 4199 adapter->tx_ring[0]->reg_idx = 0;
4200 adapter->tx_ring[1]->reg_idx = 64;
4201 adapter->tx_ring[2]->reg_idx = 96;
4202 adapter->tx_ring[3]->reg_idx = 112;
f92ef202 4203 for (i = 0 ; i < dcb_i; i++)
4a0b9ca0 4204 adapter->rx_ring[i]->reg_idx = i << 5;
f92ef202
PW		 4205
4206 ret = true;
4207 } else {
4208 ret = false;
e8e26350 4209 }
bc97114d
PWJ		 4210 } else {
4211 ret = false;
021230d4 4212 }
bc97114d
PWJ		 4213 } else {
4214 ret = false;
021230d4 4215 }
bc97114d
PWJ		 4216
4217 return ret;
4218}
4219#endif
4220
c4cf55e5
PWJ		 4221/**
4222 * ixgbe_cache_ring_fdir - Descriptor ring to register mapping for Flow Director
4223 * @adapter: board private structure to initialize
4224 *
4225 * Cache the descriptor ring offsets for Flow Director to the assigned rings.
4226 *
4227 **/
4228static bool inline ixgbe_cache_ring_fdir(struct ixgbe_adapter *adapter)
4229{
4230 int i;
4231 bool ret = false;
4232
4233 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED &&
4234 ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) ||
4235 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE))) {
4236 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 4237 adapter->rx_ring[i]->reg_idx = i;
c4cf55e5 4238 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 4239 adapter->tx_ring[i]->reg_idx = i;
c4cf55e5
PWJ		 4240 ret = true;
4241 }
4242
4243 return ret;
4244}
4245
0331a832
YZ		 4246#ifdef IXGBE_FCOE
4247/**
4248 * ixgbe_cache_ring_fcoe - Descriptor ring to register mapping for the FCoE
4249 * @adapter: board private structure to initialize
4250 *
4251 * Cache the descriptor ring offsets for FCoE mode to the assigned rings.
4252 *
4253 */
4254static inline bool ixgbe_cache_ring_fcoe(struct ixgbe_adapter *adapter)
4255{
8de8b2e6 4256 int i, fcoe_rx_i = 0, fcoe_tx_i = 0;
0331a832
YZ		 4257 bool ret = false;
4258 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE];
4259
4260 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
4261#ifdef CONFIG_IXGBE_DCB
4262 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
8de8b2e6
YZ		 4263 struct ixgbe_fcoe *fcoe = &adapter->fcoe;
4264
0331a832 4265 ixgbe_cache_ring_dcb(adapter);
8de8b2e6 4266 /* find out queues in TC for FCoE */
4a0b9ca0
PW		 4267 fcoe_rx_i = adapter->rx_ring[fcoe->tc]->reg_idx + 1;
4268 fcoe_tx_i = adapter->tx_ring[fcoe->tc]->reg_idx + 1;
8de8b2e6
YZ		 4269 /*
4270 * In 82599, the number of Tx queues for each traffic
4271 * class for both 8-TC and 4-TC modes are:
4272 * TCs : TC0 TC1 TC2 TC3 TC4 TC5 TC6 TC7
4273 * 8 TCs: 32 32 16 16 8 8 8 8
4274 * 4 TCs: 64 64 32 32
4275 * We have max 8 queues for FCoE, where 8 the is
4276 * FCoE redirection table size. If TC for FCoE is
4277 * less than or equal to TC3, we have enough queues
4278 * to add max of 8 queues for FCoE, so we start FCoE
4279 * tx descriptor from the next one, i.e., reg_idx + 1.
4280 * If TC for FCoE is above TC3, implying 8 TC mode,
4281 * and we need 8 for FCoE, we have to take all queues
4282 * in that traffic class for FCoE.
4283 */
4284 if ((f->indices == IXGBE_FCRETA_SIZE) && (fcoe->tc > 3))
4285 fcoe_tx_i--;
0331a832
YZ		 4286 }
4287#endif /* CONFIG_IXGBE_DCB */
4288 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
8faa2a78
YZ		 4289 if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) ||
4290 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE))
4291 ixgbe_cache_ring_fdir(adapter);
4292 else
4293 ixgbe_cache_ring_rss(adapter);
4294
8de8b2e6
YZ		 4295 fcoe_rx_i = f->mask;
4296 fcoe_tx_i = f->mask;
4297 }
4298 for (i = 0; i < f->indices; i++, fcoe_rx_i++, fcoe_tx_i++) {
4a0b9ca0
PW		 4299 adapter->rx_ring[f->mask + i]->reg_idx = fcoe_rx_i;
4300 adapter->tx_ring[f->mask + i]->reg_idx = fcoe_tx_i;
0331a832 4301 }
0331a832
YZ		 4302 ret = true;
4303 }
4304 return ret;
4305}
4306
4307#endif /* IXGBE_FCOE */
1cdd1ec8
GR		 4308/**
4309 * ixgbe_cache_ring_sriov - Descriptor ring to register mapping for sriov
4310 * @adapter: board private structure to initialize
4311 *
4312 * SR-IOV doesn't use any descriptor rings but changes the default if
4313 * no other mapping is used.
4314 *
4315 */
4316static inline bool ixgbe_cache_ring_sriov(struct ixgbe_adapter *adapter)
4317{
4a0b9ca0
PW		 4318 adapter->rx_ring[0]->reg_idx = adapter->num_vfs * 2;
4319 adapter->tx_ring[0]->reg_idx = adapter->num_vfs * 2;
1cdd1ec8
GR		 4320 if (adapter->num_vfs)
4321 return true;
4322 else
4323 return false;
4324}
4325
bc97114d
PWJ		 4326/**
4327 * ixgbe_cache_ring_register - Descriptor ring to register mapping
4328 * @adapter: board private structure to initialize
4329 *
4330 * Once we know the feature-set enabled for the device, we'll cache
4331 * the register offset the descriptor ring is assigned to.
4332 *
4333 * Note, the order the various feature calls is important. It must start with
4334 * the "most" features enabled at the same time, then trickle down to the
4335 * least amount of features turned on at once.
4336 **/
4337static void ixgbe_cache_ring_register(struct ixgbe_adapter *adapter)
4338{
4339 /* start with default case */
4a0b9ca0
PW		 4340 adapter->rx_ring[0]->reg_idx = 0;
4341 adapter->tx_ring[0]->reg_idx = 0;
bc97114d 4342
1cdd1ec8
GR		 4343 if (ixgbe_cache_ring_sriov(adapter))
4344 return;
4345
0331a832
YZ		 4346#ifdef IXGBE_FCOE
4347 if (ixgbe_cache_ring_fcoe(adapter))
4348 return;
4349
4350#endif /* IXGBE_FCOE */
bc97114d
PWJ		 4351#ifdef CONFIG_IXGBE_DCB
4352 if (ixgbe_cache_ring_dcb(adapter))
4353 return;
4354
4355#endif
c4cf55e5
PWJ		 4356 if (ixgbe_cache_ring_fdir(adapter))
4357 return;
4358
bc97114d
PWJ		 4359 if (ixgbe_cache_ring_rss(adapter))
4360 return;
021230d4
AV		 4361}
4362
9a799d71
AK		 4363/**
4364 * ixgbe_alloc_queues - Allocate memory for all rings
4365 * @adapter: board private structure to initialize
4366 *
4367 * We allocate one ring per queue at run-time since we don't know the
4df10466
JB		 4368 * number of queues at compile-time. The polling_netdev array is
4369 * intended for Multiqueue, but should work fine with a single queue.
9a799d71 4370 **/
2f90b865 4371static int ixgbe_alloc_queues(struct ixgbe_adapter *adapter)
9a799d71
AK		 4372{
4373 int i;
4a0b9ca0 4374 int orig_node = adapter->node;
9a799d71 4375
021230d4 4376 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0
PW		 4377 struct ixgbe_ring *ring = adapter->tx_ring[i];
4378 if (orig_node == -1) {
4379 int cur_node = next_online_node(adapter->node);
4380 if (cur_node == MAX_NUMNODES)
4381 cur_node = first_online_node;
4382 adapter->node = cur_node;
4383 }
4384 ring = kzalloc_node(sizeof(struct ixgbe_ring), GFP_KERNEL,
4385 adapter->node);
4386 if (!ring)
4387 ring = kzalloc(sizeof(struct ixgbe_ring), GFP_KERNEL);
4388 if (!ring)
4389 goto err_tx_ring_allocation;
4390 ring->count = adapter->tx_ring_count;
4391 ring->queue_index = i;
4392 ring->numa_node = adapter->node;
4393
4394 adapter->tx_ring[i] = ring;
021230d4 4395 }
b9804972 4396
4a0b9ca0
PW		 4397 /* Restore the adapter's original node */
4398 adapter->node = orig_node;
4399
9a799d71 4400 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0
PW		 4401 struct ixgbe_ring *ring = adapter->rx_ring[i];
4402 if (orig_node == -1) {
4403 int cur_node = next_online_node(adapter->node);
4404 if (cur_node == MAX_NUMNODES)
4405 cur_node = first_online_node;
4406 adapter->node = cur_node;
4407 }
4408 ring = kzalloc_node(sizeof(struct ixgbe_ring), GFP_KERNEL,
4409 adapter->node);
4410 if (!ring)
4411 ring = kzalloc(sizeof(struct ixgbe_ring), GFP_KERNEL);
4412 if (!ring)
4413 goto err_rx_ring_allocation;
4414 ring->count = adapter->rx_ring_count;
4415 ring->queue_index = i;
4416 ring->numa_node = adapter->node;
4417
4418 adapter->rx_ring[i] = ring;
021230d4
AV		 4419 }
4420
4a0b9ca0
PW		 4421 /* Restore the adapter's original node */
4422 adapter->node = orig_node;
4423
021230d4
AV		 4424 ixgbe_cache_ring_register(adapter);
4425
4426 return 0;
4427
4428err_rx_ring_allocation:
4a0b9ca0
PW		 4429 for (i = 0; i < adapter->num_tx_queues; i++)
4430 kfree(adapter->tx_ring[i]);
021230d4
AV		 4431err_tx_ring_allocation:
4432 return -ENOMEM;
4433}
4434
4435/**
4436 * ixgbe_set_interrupt_capability - set MSI-X or MSI if supported
4437 * @adapter: board private structure to initialize
4438 *
4439 * Attempt to configure the interrupts using the best available
4440 * capabilities of the hardware and the kernel.
4441 **/
feea6a57 4442static int ixgbe_set_interrupt_capability(struct ixgbe_adapter *adapter)
021230d4 4443{
8be0e467 4444 struct ixgbe_hw *hw = &adapter->hw;
021230d4
AV		 4445 int err = 0;
4446 int vector, v_budget;
4447
4448 /*
4449 * It's easy to be greedy for MSI-X vectors, but it really
4450 * doesn't do us much good if we have a lot more vectors
4451 * than CPU's. So let's be conservative and only ask for
342bde1b 4452 * (roughly) the same number of vectors as there are CPU's.
021230d4
AV		 4453 */
4454 v_budget = min(adapter->num_rx_queues + adapter->num_tx_queues,
342bde1b 4455 (int)num_online_cpus()) + NON_Q_VECTORS;
021230d4
AV		 4456
4457 /*
4458 * At the same time, hardware can only support a maximum of
8be0e467
PW		 4459 * hw.mac->max_msix_vectors vectors. With features
4460 * such as RSS and VMDq, we can easily surpass the number of Rx and Tx
4461 * descriptor queues supported by our device. Thus, we cap it off in
4462 * those rare cases where the cpu count also exceeds our vector limit.
021230d4 4463 */
8be0e467 4464 v_budget = min(v_budget, (int)hw->mac.max_msix_vectors);
021230d4
AV		 4465
4466 /* A failure in MSI-X entry allocation isn't fatal, but it does
4467 * mean we disable MSI-X capabilities of the adapter. */
4468 adapter->msix_entries = kcalloc(v_budget,
b4617240 4469 sizeof(struct msix_entry), GFP_KERNEL);
7a921c93
AD		 4470 if (adapter->msix_entries) {
4471 for (vector = 0; vector < v_budget; vector++)
4472 adapter->msix_entries[vector].entry = vector;
021230d4 4473
7a921c93 4474 ixgbe_acquire_msix_vectors(adapter, v_budget);
021230d4 4475
7a921c93
AD		 4476 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
4477 goto out;
4478 }
26d27844 4479
7a921c93
AD		 4480 adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED;
4481 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
c4cf55e5
PWJ		 4482 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
4483 adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
4484 adapter->atr_sample_rate = 0;
1cdd1ec8
GR		 4485 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
4486 ixgbe_disable_sriov(adapter);
4487
7a921c93 4488 ixgbe_set_num_queues(adapter);
021230d4 4489
021230d4
AV		 4490 err = pci_enable_msi(adapter->pdev);
4491 if (!err) {
4492 adapter->flags |= IXGBE_FLAG_MSI_ENABLED;
4493 } else {
849c4542
ET		 4494 netif_printk(adapter, hw, KERN_DEBUG, adapter->netdev,
4495 "Unable to allocate MSI interrupt, "
4496 "falling back to legacy. Error: %d\n", err);
021230d4
AV		 4497 /* reset err */
4498 err = 0;
4499 }
4500
4501out:
021230d4
AV		 4502 return err;
4503}
4504
7a921c93
AD		 4505/**
4506 * ixgbe_alloc_q_vectors - Allocate memory for interrupt vectors
4507 * @adapter: board private structure to initialize
4508 *
4509 * We allocate one q_vector per queue interrupt. If allocation fails we
4510 * return -ENOMEM.
4511 **/
4512static int ixgbe_alloc_q_vectors(struct ixgbe_adapter *adapter)
4513{
4514 int q_idx, num_q_vectors;
4515 struct ixgbe_q_vector *q_vector;
4516 int napi_vectors;
4517 int (*poll)(struct napi_struct *, int);
4518
4519 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
4520 num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
4521 napi_vectors = adapter->num_rx_queues;
91281fd3 4522 poll = &ixgbe_clean_rxtx_many;
7a921c93
AD		 4523 } else {
4524 num_q_vectors = 1;
4525 napi_vectors = 1;
4526 poll = &ixgbe_poll;
4527 }
4528
4529 for (q_idx = 0; q_idx < num_q_vectors; q_idx++) {
1a6c14a2
JB		 4530 q_vector = kzalloc_node(sizeof(struct ixgbe_q_vector),
4531 GFP_KERNEL, adapter->node);
4532 if (!q_vector)
4533 q_vector = kzalloc(sizeof(struct ixgbe_q_vector),
4534 GFP_KERNEL);
7a921c93
AD		 4535 if (!q_vector)
4536 goto err_out;
4537 q_vector->adapter = adapter;
f7554a2b
NS		 4538 if (q_vector->txr_count && !q_vector->rxr_count)
4539 q_vector->eitr = adapter->tx_eitr_param;
4540 else
4541 q_vector->eitr = adapter->rx_eitr_param;
fe49f04a 4542 q_vector->v_idx = q_idx;
91281fd3 4543 netif_napi_add(adapter->netdev, &q_vector->napi, (*poll), 64);
7a921c93
AD		 4544 adapter->q_vector[q_idx] = q_vector;
4545 }
4546
4547 return 0;
4548
4549err_out:
4550 while (q_idx) {
4551 q_idx--;
4552 q_vector = adapter->q_vector[q_idx];
4553 netif_napi_del(&q_vector->napi);
4554 kfree(q_vector);
4555 adapter->q_vector[q_idx] = NULL;
4556 }
4557 return -ENOMEM;
4558}
4559
4560/**
4561 * ixgbe_free_q_vectors - Free memory allocated for interrupt vectors
4562 * @adapter: board private structure to initialize
4563 *
4564 * This function frees the memory allocated to the q_vectors. In addition if
4565 * NAPI is enabled it will delete any references to the NAPI struct prior
4566 * to freeing the q_vector.
4567 **/
4568static void ixgbe_free_q_vectors(struct ixgbe_adapter *adapter)
4569{
4570 int q_idx, num_q_vectors;
7a921c93 4571
91281fd3 4572 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
7a921c93 4573 num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
91281fd3 4574 else
7a921c93 4575 num_q_vectors = 1;
7a921c93
AD		 4576
4577 for (q_idx = 0; q_idx < num_q_vectors; q_idx++) {
4578 struct ixgbe_q_vector *q_vector = adapter->q_vector[q_idx];
7a921c93 4579 adapter->q_vector[q_idx] = NULL;
91281fd3 4580 netif_napi_del(&q_vector->napi);
7a921c93
AD		 4581 kfree(q_vector);
4582 }
4583}
4584
7b25cdba 4585static void ixgbe_reset_interrupt_capability(struct ixgbe_adapter *adapter)
021230d4
AV		 4586{
4587 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
4588 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
4589 pci_disable_msix(adapter->pdev);
4590 kfree(adapter->msix_entries);
4591 adapter->msix_entries = NULL;
4592 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
4593 adapter->flags &= ~IXGBE_FLAG_MSI_ENABLED;
4594 pci_disable_msi(adapter->pdev);
4595 }
021230d4
AV		 4596}
4597
4598/**
4599 * ixgbe_init_interrupt_scheme - Determine proper interrupt scheme
4600 * @adapter: board private structure to initialize
4601 *
4602 * We determine which interrupt scheme to use based on...
4603 * - Kernel support (MSI, MSI-X)
4604 * - which can be user-defined (via MODULE_PARAM)
4605 * - Hardware queue count (num_*_queues)
4606 * - defined by miscellaneous hardware support/features (RSS, etc.)
4607 **/
2f90b865 4608int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter)
021230d4
AV		 4609{
4610 int err;
4611
4612 /* Number of supported queues */
4613 ixgbe_set_num_queues(adapter);
4614
021230d4
AV		 4615 err = ixgbe_set_interrupt_capability(adapter);
4616 if (err) {
849c4542 4617 e_dev_err("Unable to setup interrupt capabilities\n");
021230d4 4618 goto err_set_interrupt;
9a799d71
AK		 4619 }
4620
7a921c93
AD		 4621 err = ixgbe_alloc_q_vectors(adapter);
4622 if (err) {
849c4542 4623 e_dev_err("Unable to allocate memory for queue vectors\n");
7a921c93
AD		 4624 goto err_alloc_q_vectors;
4625 }
4626
4627 err = ixgbe_alloc_queues(adapter);
4628 if (err) {
849c4542 4629 e_dev_err("Unable to allocate memory for queues\n");
7a921c93
AD		 4630 goto err_alloc_queues;
4631 }
4632
849c4542 4633 e_dev_info("Multiqueue %s: Rx Queue count = %u, Tx Queue count = %u\n",
396e799c
ET		 4634 (adapter->num_rx_queues > 1) ? "Enabled" : "Disabled",
4635 adapter->num_rx_queues, adapter->num_tx_queues);
021230d4
AV		 4636
4637 set_bit(__IXGBE_DOWN, &adapter->state);
4638
9a799d71 4639 return 0;
021230d4 4640
7a921c93
AD		 4641err_alloc_queues:
4642 ixgbe_free_q_vectors(adapter);
4643err_alloc_q_vectors:
4644 ixgbe_reset_interrupt_capability(adapter);
021230d4 4645err_set_interrupt:
7a921c93
AD		 4646 return err;
4647}
4648
4649/**
4650 * ixgbe_clear_interrupt_scheme - Clear the current interrupt scheme settings
4651 * @adapter: board private structure to clear interrupt scheme on
4652 *
4653 * We go through and clear interrupt specific resources and reset the structure
4654 * to pre-load conditions
4655 **/
4656void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter)
4657{
4a0b9ca0
PW		 4658 int i;
4659
4660 for (i = 0; i < adapter->num_tx_queues; i++) {
4661 kfree(adapter->tx_ring[i]);
4662 adapter->tx_ring[i] = NULL;
4663 }
4664 for (i = 0; i < adapter->num_rx_queues; i++) {
4665 kfree(adapter->rx_ring[i]);
4666 adapter->rx_ring[i] = NULL;
4667 }
7a921c93
AD		 4668
4669 ixgbe_free_q_vectors(adapter);
4670 ixgbe_reset_interrupt_capability(adapter);
9a799d71
AK		 4671}
4672
c4900be0
DS		 4673/**
4674 * ixgbe_sfp_timer - worker thread to find a missing module
4675 * @data: pointer to our adapter struct
4676 **/
4677static void ixgbe_sfp_timer(unsigned long data)
4678{
4679 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
4680
4df10466
JB		 4681 /*
4682 * Do the sfp_timer outside of interrupt context due to the
c4900be0
DS		 4683 * delays that sfp+ detection requires
4684 */
4685 schedule_work(&adapter->sfp_task);
4686}
4687
4688/**
4689 * ixgbe_sfp_task - worker thread to find a missing module
4690 * @work: pointer to work_struct containing our data
4691 **/
4692static void ixgbe_sfp_task(struct work_struct *work)
4693{
4694 struct ixgbe_adapter *adapter = container_of(work,
4695 struct ixgbe_adapter,
4696 sfp_task);
4697 struct ixgbe_hw *hw = &adapter->hw;
4698
4699 if ((hw->phy.type == ixgbe_phy_nl) &&
4700 (hw->phy.sfp_type == ixgbe_sfp_type_not_present)) {
4701 s32 ret = hw->phy.ops.identify_sfp(hw);
63d6e1d8 4702 if (ret == IXGBE_ERR_SFP_NOT_PRESENT)
c4900be0
DS		 4703 goto reschedule;
4704 ret = hw->phy.ops.reset(hw);
4705 if (ret == IXGBE_ERR_SFP_NOT_SUPPORTED) {
849c4542
ET		 4706 e_dev_err("failed to initialize because an unsupported "
4707 "SFP+ module type was detected.\n");
4708 e_dev_err("Reload the driver after installing a "
4709 "supported module.\n");
c4900be0
DS		 4710 unregister_netdev(adapter->netdev);
4711 } else {
396e799c 4712 e_info(probe, "detected SFP+: %d\n", hw->phy.sfp_type);
c4900be0
DS		 4713 }
4714 /* don't need this routine any more */
4715 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
4716 }
4717 return;
4718reschedule:
4719 if (test_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state))
4720 mod_timer(&adapter->sfp_timer,
4721 round_jiffies(jiffies + (2 * HZ)));
4722}
4723
9a799d71
AK		 4724/**
4725 * ixgbe_sw_init - Initialize general software structures (struct ixgbe_adapter)
4726 * @adapter: board private structure to initialize
4727 *
4728 * ixgbe_sw_init initializes the Adapter private data structure.
4729 * Fields are initialized based on PCI device information and
4730 * OS network device settings (MTU size).
4731 **/
4732static int __devinit ixgbe_sw_init(struct ixgbe_adapter *adapter)
4733{
4734 struct ixgbe_hw *hw = &adapter->hw;
4735 struct pci_dev *pdev = adapter->pdev;
9a713e7c 4736 struct net_device *dev = adapter->netdev;
021230d4 4737 unsigned int rss;
7a6b6f51 4738#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 4739 int j;
4740 struct tc_configuration *tc;
4741#endif
021230d4 4742
c44ade9e
JB		 4743 /* PCI config space info */
4744
4745 hw->vendor_id = pdev->vendor;
4746 hw->device_id = pdev->device;
4747 hw->revision_id = pdev->revision;
4748 hw->subsystem_vendor_id = pdev->subsystem_vendor;
4749 hw->subsystem_device_id = pdev->subsystem_device;
4750
021230d4
AV		 4751 /* Set capability flags */
4752 rss = min(IXGBE_MAX_RSS_INDICES, (int)num_online_cpus());
4753 adapter->ring_feature[RING_F_RSS].indices = rss;
4754 adapter->flags |= IXGBE_FLAG_RSS_ENABLED;
2f90b865 4755 adapter->ring_feature[RING_F_DCB].indices = IXGBE_MAX_DCB_INDICES;
bf069c97
DS		 4756 if (hw->mac.type == ixgbe_mac_82598EB) {
4757 if (hw->device_id == IXGBE_DEV_ID_82598AT)
4758 adapter->flags |= IXGBE_FLAG_FAN_FAIL_CAPABLE;
e8e26350 4759 adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82598;
bf069c97 4760 } else if (hw->mac.type == ixgbe_mac_82599EB) {
e8e26350 4761 adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82599;
0c19d6af
PWJ		 4762 adapter->flags2 |= IXGBE_FLAG2_RSC_CAPABLE;
4763 adapter->flags2 |= IXGBE_FLAG2_RSC_ENABLED;
119fc60a
MC		 4764 if (hw->device_id == IXGBE_DEV_ID_82599_T3_LOM)
4765 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_CAPABLE;
9a713e7c
PW		 4766 if (dev->features & NETIF_F_NTUPLE) {
4767 /* Flow Director perfect filter enabled */
4768 adapter->flags |= IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
4769 adapter->atr_sample_rate = 0;
4770 spin_lock_init(&adapter->fdir_perfect_lock);
4771 } else {
4772 /* Flow Director hash filters enabled */
4773 adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE;
4774 adapter->atr_sample_rate = 20;
4775 }
c4cf55e5
PWJ		 4776 adapter->ring_feature[RING_F_FDIR].indices =
4777 IXGBE_MAX_FDIR_INDICES;
c4cf55e5 4778 adapter->fdir_pballoc = 0;
eacd73f7 4779#ifdef IXGBE_FCOE
0d551589
YZ		 4780 adapter->flags |= IXGBE_FLAG_FCOE_CAPABLE;
4781 adapter->flags &= ~IXGBE_FLAG_FCOE_ENABLED;
4782 adapter->ring_feature[RING_F_FCOE].indices = 0;
61a0f421 4783#ifdef CONFIG_IXGBE_DCB
6ee16520
YZ		 4784 /* Default traffic class to use for FCoE */
4785 adapter->fcoe.tc = IXGBE_FCOE_DEFTC;
56075a98 4786 adapter->fcoe.up = IXGBE_FCOE_DEFTC;
61a0f421 4787#endif
eacd73f7 4788#endif /* IXGBE_FCOE */
f8212f97 4789 }
2f90b865 4790
7a6b6f51 4791#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 4792 /* Configure DCB traffic classes */
4793 for (j = 0; j < MAX_TRAFFIC_CLASS; j++) {
4794 tc = &adapter->dcb_cfg.tc_config[j];
4795 tc->path[DCB_TX_CONFIG].bwg_id = 0;
4796 tc->path[DCB_TX_CONFIG].bwg_percent = 12 + (j & 1);
4797 tc->path[DCB_RX_CONFIG].bwg_id = 0;
4798 tc->path[DCB_RX_CONFIG].bwg_percent = 12 + (j & 1);
4799 tc->dcb_pfc = pfc_disabled;
4800 }
4801 adapter->dcb_cfg.bw_percentage[DCB_TX_CONFIG][0] = 100;
4802 adapter->dcb_cfg.bw_percentage[DCB_RX_CONFIG][0] = 100;
4803 adapter->dcb_cfg.rx_pba_cfg = pba_equal;
264857b8 4804 adapter->dcb_cfg.pfc_mode_enable = false;
2f90b865
AD		 4805 adapter->dcb_cfg.round_robin_enable = false;
4806 adapter->dcb_set_bitmap = 0x00;
4807 ixgbe_copy_dcb_cfg(&adapter->dcb_cfg, &adapter->temp_dcb_cfg,
4808 adapter->ring_feature[RING_F_DCB].indices);
4809
4810#endif
9a799d71
AK		 4811
4812 /* default flow control settings */
cd7664f6 4813 hw->fc.requested_mode = ixgbe_fc_full;
71fd570b 4814 hw->fc.current_mode = ixgbe_fc_full; /* init for ethtool output */
264857b8
PWJ		 4815#ifdef CONFIG_DCB
4816 adapter->last_lfc_mode = hw->fc.current_mode;
4817#endif
2b9ade93
JB		 4818 hw->fc.high_water = IXGBE_DEFAULT_FCRTH;
4819 hw->fc.low_water = IXGBE_DEFAULT_FCRTL;
4820 hw->fc.pause_time = IXGBE_DEFAULT_FCPAUSE;
4821 hw->fc.send_xon = true;
71fd570b 4822 hw->fc.disable_fc_autoneg = false;
9a799d71 4823
30efa5a3 4824 /* enable itr by default in dynamic mode */
f7554a2b
NS		 4825 adapter->rx_itr_setting = 1;
4826 adapter->rx_eitr_param = 20000;
4827 adapter->tx_itr_setting = 1;
4828 adapter->tx_eitr_param = 10000;
30efa5a3
JB		 4829
4830 /* set defaults for eitr in MegaBytes */
4831 adapter->eitr_low = 10;
4832 adapter->eitr_high = 20;
4833
4834 /* set default ring sizes */
4835 adapter->tx_ring_count = IXGBE_DEFAULT_TXD;
4836 adapter->rx_ring_count = IXGBE_DEFAULT_RXD;
4837
9a799d71 4838 /* initialize eeprom parameters */
c44ade9e 4839 if (ixgbe_init_eeprom_params_generic(hw)) {
849c4542 4840 e_dev_err("EEPROM initialization failed\n");
9a799d71
AK		 4841 return -EIO;
4842 }
4843
021230d4 4844 /* enable rx csum by default */
9a799d71
AK		 4845 adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED;
4846
1a6c14a2
JB		 4847 /* get assigned NUMA node */
4848 adapter->node = dev_to_node(&pdev->dev);
4849
9a799d71
AK		 4850 set_bit(__IXGBE_DOWN, &adapter->state);
4851
4852 return 0;
4853}
4854
4855/**
4856 * ixgbe_setup_tx_resources - allocate Tx resources (Descriptors)
4857 * @adapter: board private structure
3a581073 4858 * @tx_ring: tx descriptor ring (for a specific queue) to setup
9a799d71
AK		 4859 *
4860 * Return 0 on success, negative on failure
4861 **/
4862int ixgbe_setup_tx_resources(struct ixgbe_adapter *adapter,
e01c31a5 4863 struct ixgbe_ring *tx_ring)
9a799d71
AK		 4864{
4865 struct pci_dev *pdev = adapter->pdev;
4866 int size;
4867
3a581073 4868 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
4a0b9ca0 4869 tx_ring->tx_buffer_info = vmalloc_node(size, tx_ring->numa_node);
1a6c14a2
JB		 4870 if (!tx_ring->tx_buffer_info)
4871 tx_ring->tx_buffer_info = vmalloc(size);
e01c31a5
JB		 4872 if (!tx_ring->tx_buffer_info)
4873 goto err;
3a581073 4874 memset(tx_ring->tx_buffer_info, 0, size);
9a799d71
AK		 4875
4876 /* round up to nearest 4K */
12207e49 4877 tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc);
3a581073 4878 tx_ring->size = ALIGN(tx_ring->size, 4096);
9a799d71 4879
1b507730
NN		 4880 tx_ring->desc = dma_alloc_coherent(&pdev->dev, tx_ring->size,
4881 &tx_ring->dma, GFP_KERNEL);
e01c31a5
JB		 4882 if (!tx_ring->desc)
4883 goto err;
9a799d71 4884
3a581073
JB		 4885 tx_ring->next_to_use = 0;
4886 tx_ring->next_to_clean = 0;
4887 tx_ring->work_limit = tx_ring->count;
9a799d71 4888 return 0;
e01c31a5
JB		 4889
4890err:
4891 vfree(tx_ring->tx_buffer_info);
4892 tx_ring->tx_buffer_info = NULL;
396e799c 4893 e_err(probe, "Unable to allocate memory for the Tx descriptor ring\n");
e01c31a5 4894 return -ENOMEM;
9a799d71
AK		 4895}
4896
69888674
AD		 4897/**
4898 * ixgbe_setup_all_tx_resources - allocate all queues Tx resources
4899 * @adapter: board private structure
4900 *
4901 * If this function returns with an error, then it's possible one or
4902 * more of the rings is populated (while the rest are not). It is the
4903 * callers duty to clean those orphaned rings.
4904 *
4905 * Return 0 on success, negative on failure
4906 **/
4907static int ixgbe_setup_all_tx_resources(struct ixgbe_adapter *adapter)
4908{
4909 int i, err = 0;
4910
4911 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 4912 err = ixgbe_setup_tx_resources(adapter, adapter->tx_ring[i]);
69888674
AD		 4913 if (!err)
4914 continue;
396e799c 4915 e_err(probe, "Allocation for Tx Queue %u failed\n", i);
69888674
AD		 4916 break;
4917 }
4918
4919 return err;
4920}
4921
9a799d71
AK		 4922/**
4923 * ixgbe_setup_rx_resources - allocate Rx resources (Descriptors)
4924 * @adapter: board private structure
3a581073 4925 * @rx_ring: rx descriptor ring (for a specific queue) to setup
9a799d71
AK		 4926 *
4927 * Returns 0 on success, negative on failure
4928 **/
4929int ixgbe_setup_rx_resources(struct ixgbe_adapter *adapter,
b4617240 4930 struct ixgbe_ring *rx_ring)
9a799d71
AK		 4931{
4932 struct pci_dev *pdev = adapter->pdev;
021230d4 4933 int size;
9a799d71 4934
3a581073 4935 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
1a6c14a2
JB		 4936 rx_ring->rx_buffer_info = vmalloc_node(size, adapter->node);
4937 if (!rx_ring->rx_buffer_info)
4938 rx_ring->rx_buffer_info = vmalloc(size);
3a581073 4939 if (!rx_ring->rx_buffer_info) {
396e799c
ET		 4940 e_err(probe, "vmalloc allocation failed for the Rx "
4941 "descriptor ring\n");
177db6ff 4942 goto alloc_failed;
9a799d71 4943 }
3a581073 4944 memset(rx_ring->rx_buffer_info, 0, size);
9a799d71 4945
9a799d71 4946 /* Round up to nearest 4K */
3a581073
JB		 4947 rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc);
4948 rx_ring->size = ALIGN(rx_ring->size, 4096);
9a799d71 4949
1b507730
NN		 4950 rx_ring->desc = dma_alloc_coherent(&pdev->dev, rx_ring->size,
4951 &rx_ring->dma, GFP_KERNEL);
9a799d71 4952
3a581073 4953 if (!rx_ring->desc) {
396e799c
ET		 4954 e_err(probe, "Memory allocation failed for the Rx "
4955 "descriptor ring\n");
3a581073 4956 vfree(rx_ring->rx_buffer_info);
177db6ff 4957 goto alloc_failed;
9a799d71
AK		 4958 }
4959
3a581073
JB		 4960 rx_ring->next_to_clean = 0;
4961 rx_ring->next_to_use = 0;
9a799d71
AK		 4962
4963 return 0;
177db6ff
MC		 4964
4965alloc_failed:
177db6ff 4966 return -ENOMEM;
9a799d71
AK		 4967}
4968
69888674
AD		 4969/**
4970 * ixgbe_setup_all_rx_resources - allocate all queues Rx resources
4971 * @adapter: board private structure
4972 *
4973 * If this function returns with an error, then it's possible one or
4974 * more of the rings is populated (while the rest are not). It is the
4975 * callers duty to clean those orphaned rings.
4976 *
4977 * Return 0 on success, negative on failure
4978 **/
4979
4980static int ixgbe_setup_all_rx_resources(struct ixgbe_adapter *adapter)
4981{
4982 int i, err = 0;
4983
4984 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0 4985 err = ixgbe_setup_rx_resources(adapter, adapter->rx_ring[i]);
69888674
AD		 4986 if (!err)
4987 continue;
396e799c 4988 e_err(probe, "Allocation for Rx Queue %u failed\n", i);
69888674
AD		 4989 break;
4990 }
4991
4992 return err;
4993}
4994
9a799d71
AK		 4995/**
4996 * ixgbe_free_tx_resources - Free Tx Resources per Queue
4997 * @adapter: board private structure
4998 * @tx_ring: Tx descriptor ring for a specific queue
4999 *
5000 * Free all transmit software resources
5001 **/
c431f97e
JB		 5002void ixgbe_free_tx_resources(struct ixgbe_adapter *adapter,
5003 struct ixgbe_ring *tx_ring)
9a799d71
AK		 5004{
5005 struct pci_dev *pdev = adapter->pdev;
5006
5007 ixgbe_clean_tx_ring(adapter, tx_ring);
5008
5009 vfree(tx_ring->tx_buffer_info);
5010 tx_ring->tx_buffer_info = NULL;
5011
1b507730
NN		 5012 dma_free_coherent(&pdev->dev, tx_ring->size, tx_ring->desc,
5013 tx_ring->dma);
9a799d71
AK		 5014
5015 tx_ring->desc = NULL;
5016}
5017
5018/**
5019 * ixgbe_free_all_tx_resources - Free Tx Resources for All Queues
5020 * @adapter: board private structure
5021 *
5022 * Free all transmit software resources
5023 **/
5024static void ixgbe_free_all_tx_resources(struct ixgbe_adapter *adapter)
5025{
5026 int i;
5027
5028 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0
PW		 5029 if (adapter->tx_ring[i]->desc)
5030 ixgbe_free_tx_resources(adapter, adapter->tx_ring[i]);
9a799d71
AK		 5031}
5032
5033/**
b4617240 5034 * ixgbe_free_rx_resources - Free Rx Resources
9a799d71
AK		 5035 * @adapter: board private structure
5036 * @rx_ring: ring to clean the resources from
5037 *
5038 * Free all receive software resources
5039 **/
c431f97e
JB		 5040void ixgbe_free_rx_resources(struct ixgbe_adapter *adapter,
5041 struct ixgbe_ring *rx_ring)
9a799d71
AK		 5042{
5043 struct pci_dev *pdev = adapter->pdev;
5044
5045 ixgbe_clean_rx_ring(adapter, rx_ring);
5046
5047 vfree(rx_ring->rx_buffer_info);
5048 rx_ring->rx_buffer_info = NULL;
5049
1b507730
NN		 5050 dma_free_coherent(&pdev->dev, rx_ring->size, rx_ring->desc,
5051 rx_ring->dma);
9a799d71
AK		 5052
5053 rx_ring->desc = NULL;
5054}
5055
5056/**
5057 * ixgbe_free_all_rx_resources - Free Rx Resources for All Queues
5058 * @adapter: board private structure
5059 *
5060 * Free all receive software resources
5061 **/
5062static void ixgbe_free_all_rx_resources(struct ixgbe_adapter *adapter)
5063{
5064 int i;
5065
5066 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0
PW		 5067 if (adapter->rx_ring[i]->desc)
5068 ixgbe_free_rx_resources(adapter, adapter->rx_ring[i]);
9a799d71
AK		 5069}
5070
9a799d71
AK		 5071/**
5072 * ixgbe_change_mtu - Change the Maximum Transfer Unit
5073 * @netdev: network interface device structure
5074 * @new_mtu: new value for maximum frame size
5075 *
5076 * Returns 0 on success, negative on failure
5077 **/
5078static int ixgbe_change_mtu(struct net_device *netdev, int new_mtu)
5079{
5080 struct ixgbe_adapter *adapter = netdev_priv(netdev);
5081 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
5082
42c783c5
JB		 5083 /* MTU < 68 is an error and causes problems on some kernels */
5084 if ((new_mtu < 68) || (max_frame > IXGBE_MAX_JUMBO_FRAME_SIZE))
9a799d71
AK		 5085 return -EINVAL;
5086
396e799c 5087 e_info(probe, "changing MTU from %d to %d\n", netdev->mtu, new_mtu);
021230d4 5088 /* must set new MTU before calling down or up */
9a799d71
AK		 5089 netdev->mtu = new_mtu;
5090
d4f80882
AV		 5091 if (netif_running(netdev))
5092 ixgbe_reinit_locked(adapter);
9a799d71
AK		 5093
5094 return 0;
5095}
5096
5097/**
5098 * ixgbe_open - Called when a network interface is made active
5099 * @netdev: network interface device structure
5100 *
5101 * Returns 0 on success, negative value on failure
5102 *
5103 * The open entry point is called when a network interface is made
5104 * active by the system (IFF_UP). At this point all resources needed
5105 * for transmit and receive operations are allocated, the interrupt
5106 * handler is registered with the OS, the watchdog timer is started,
5107 * and the stack is notified that the interface is ready.
5108 **/
5109static int ixgbe_open(struct net_device *netdev)
5110{
5111 struct ixgbe_adapter *adapter = netdev_priv(netdev);
5112 int err;
4bebfaa5
AK		 5113
5114 /* disallow open during test */
5115 if (test_bit(__IXGBE_TESTING, &adapter->state))
5116 return -EBUSY;
9a799d71 5117
54386467
JB		 5118 netif_carrier_off(netdev);
5119
9a799d71
AK		 5120 /* allocate transmit descriptors */
5121 err = ixgbe_setup_all_tx_resources(adapter);
5122 if (err)
5123 goto err_setup_tx;
5124
9a799d71
AK		 5125 /* allocate receive descriptors */
5126 err = ixgbe_setup_all_rx_resources(adapter);
5127 if (err)
5128 goto err_setup_rx;
5129
5130 ixgbe_configure(adapter);
5131
021230d4 5132 err = ixgbe_request_irq(adapter);
9a799d71
AK		 5133 if (err)
5134 goto err_req_irq;
5135
9a799d71
AK		 5136 err = ixgbe_up_complete(adapter);
5137 if (err)
5138 goto err_up;
5139
d55b53ff
JK		 5140 netif_tx_start_all_queues(netdev);
5141
9a799d71
AK		 5142 return 0;
5143
5144err_up:
5eba3699 5145 ixgbe_release_hw_control(adapter);
9a799d71
AK		 5146 ixgbe_free_irq(adapter);
5147err_req_irq:
9a799d71 5148err_setup_rx:
a20a1199 5149 ixgbe_free_all_rx_resources(adapter);
9a799d71 5150err_setup_tx:
a20a1199 5151 ixgbe_free_all_tx_resources(adapter);
9a799d71
AK		 5152 ixgbe_reset(adapter);
5153
5154 return err;
5155}
5156
5157/**
5158 * ixgbe_close - Disables a network interface
5159 * @netdev: network interface device structure
5160 *
5161 * Returns 0, this is not allowed to fail
5162 *
5163 * The close entry point is called when an interface is de-activated
5164 * by the OS. The hardware is still under the drivers control, but
5165 * needs to be disabled. A global MAC reset is issued to stop the
5166 * hardware, and all transmit and receive resources are freed.
5167 **/
5168static int ixgbe_close(struct net_device *netdev)
5169{
5170 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 5171
5172 ixgbe_down(adapter);
5173 ixgbe_free_irq(adapter);
5174
5175 ixgbe_free_all_tx_resources(adapter);
5176 ixgbe_free_all_rx_resources(adapter);
5177
5eba3699 5178 ixgbe_release_hw_control(adapter);
9a799d71
AK		 5179
5180 return 0;
5181}
5182
b3c8b4ba
AD		 5183#ifdef CONFIG_PM
5184static int ixgbe_resume(struct pci_dev *pdev)
5185{
5186 struct net_device *netdev = pci_get_drvdata(pdev);
5187 struct ixgbe_adapter *adapter = netdev_priv(netdev);
5188 u32 err;
5189
5190 pci_set_power_state(pdev, PCI_D0);
5191 pci_restore_state(pdev);
656ab817
DS		 5192 /*
5193 * pci_restore_state clears dev->state_saved so call
5194 * pci_save_state to restore it.
5195 */
5196 pci_save_state(pdev);
9ce77666 5197
5198 err = pci_enable_device_mem(pdev);
b3c8b4ba 5199 if (err) {
849c4542 5200 e_dev_err("Cannot enable PCI device from suspend\n");
b3c8b4ba
AD		 5201 return err;
5202 }
5203 pci_set_master(pdev);
5204
dd4d8ca6 5205 pci_wake_from_d3(pdev, false);
b3c8b4ba
AD		 5206
5207 err = ixgbe_init_interrupt_scheme(adapter);
5208 if (err) {
849c4542 5209 e_dev_err("Cannot initialize interrupts for device\n");
b3c8b4ba
AD		 5210 return err;
5211 }
5212
b3c8b4ba
AD		 5213 ixgbe_reset(adapter);
5214
495dce12
WJP		 5215 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
5216
b3c8b4ba
AD		 5217 if (netif_running(netdev)) {
5218 err = ixgbe_open(adapter->netdev);
5219 if (err)
5220 return err;
5221 }
5222
5223 netif_device_attach(netdev);
5224
5225 return 0;
5226}
b3c8b4ba 5227#endif /* CONFIG_PM */
9d8d05ae
RW		 5228
5229static int __ixgbe_shutdown(struct pci_dev *pdev, bool *enable_wake)
b3c8b4ba
AD		 5230{
5231 struct net_device *netdev = pci_get_drvdata(pdev);
5232 struct ixgbe_adapter *adapter = netdev_priv(netdev);
e8e26350
PW		 5233 struct ixgbe_hw *hw = &adapter->hw;
5234 u32 ctrl, fctrl;
5235 u32 wufc = adapter->wol;
b3c8b4ba
AD		 5236#ifdef CONFIG_PM
5237 int retval = 0;
5238#endif
5239
5240 netif_device_detach(netdev);
5241
5242 if (netif_running(netdev)) {
5243 ixgbe_down(adapter);
5244 ixgbe_free_irq(adapter);
5245 ixgbe_free_all_tx_resources(adapter);
5246 ixgbe_free_all_rx_resources(adapter);
5247 }
b3c8b4ba
AD		 5248
5249#ifdef CONFIG_PM
5250 retval = pci_save_state(pdev);
5251 if (retval)
5252 return retval;
4df10466 5253
b3c8b4ba 5254#endif
e8e26350
PW		 5255 if (wufc) {
5256 ixgbe_set_rx_mode(netdev);
b3c8b4ba 5257
e8e26350
PW		 5258 /* turn on all-multi mode if wake on multicast is enabled */
5259 if (wufc & IXGBE_WUFC_MC) {
5260 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
5261 fctrl |= IXGBE_FCTRL_MPE;
5262 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
5263 }
5264
5265 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
5266 ctrl |= IXGBE_CTRL_GIO_DIS;
5267 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl);
5268
5269 IXGBE_WRITE_REG(hw, IXGBE_WUFC, wufc);
5270 } else {
5271 IXGBE_WRITE_REG(hw, IXGBE_WUC, 0);
5272 IXGBE_WRITE_REG(hw, IXGBE_WUFC, 0);
5273 }
5274
dd4d8ca6
DS		 5275 if (wufc && hw->mac.type == ixgbe_mac_82599EB)
5276 pci_wake_from_d3(pdev, true);
5277 else
5278 pci_wake_from_d3(pdev, false);
b3c8b4ba 5279
9d8d05ae
RW		 5280 *enable_wake = !!wufc;
5281
fa378134
AG		 5282 ixgbe_clear_interrupt_scheme(adapter);
5283
b3c8b4ba
AD		 5284 ixgbe_release_hw_control(adapter);
5285
5286 pci_disable_device(pdev);
5287
9d8d05ae
RW		 5288 return 0;
5289}
5290
5291#ifdef CONFIG_PM
5292static int ixgbe_suspend(struct pci_dev *pdev, pm_message_t state)
5293{
5294 int retval;
5295 bool wake;
5296
5297 retval = __ixgbe_shutdown(pdev, &wake);
5298 if (retval)
5299 return retval;
5300
5301 if (wake) {
5302 pci_prepare_to_sleep(pdev);
5303 } else {
5304 pci_wake_from_d3(pdev, false);
5305 pci_set_power_state(pdev, PCI_D3hot);
5306 }
b3c8b4ba
AD		 5307
5308 return 0;
5309}
9d8d05ae 5310#endif /* CONFIG_PM */
b3c8b4ba
AD		 5311
5312static void ixgbe_shutdown(struct pci_dev *pdev)
5313{
9d8d05ae
RW		 5314 bool wake;
5315
5316 __ixgbe_shutdown(pdev, &wake);
5317
5318 if (system_state == SYSTEM_POWER_OFF) {
5319 pci_wake_from_d3(pdev, wake);
5320 pci_set_power_state(pdev, PCI_D3hot);
5321 }
b3c8b4ba
AD		 5322}
5323
9a799d71
AK		 5324/**
5325 * ixgbe_update_stats - Update the board statistics counters.
5326 * @adapter: board private structure
5327 **/
5328void ixgbe_update_stats(struct ixgbe_adapter *adapter)
5329{
2d86f139 5330 struct net_device *netdev = adapter->netdev;
9a799d71 5331 struct ixgbe_hw *hw = &adapter->hw;
6f11eef7
AV		 5332 u64 total_mpc = 0;
5333 u32 i, missed_rx = 0, mpc, bprc, lxon, lxoff, xon_off_tot;
eb985f09 5334 u64 non_eop_descs = 0, restart_queue = 0;
9a799d71 5335
d08935c2
DS		 5336 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
5337 test_bit(__IXGBE_RESETTING, &adapter->state))
5338 return;
5339
94b982b2 5340 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) {
f8212f97 5341 u64 rsc_count = 0;
94b982b2 5342 u64 rsc_flush = 0;
d51019a4
PW		 5343 for (i = 0; i < 16; i++)
5344 adapter->hw_rx_no_dma_resources +=
5345 IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
94b982b2 5346 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0
PW		 5347 rsc_count += adapter->rx_ring[i]->rsc_count;
5348 rsc_flush += adapter->rx_ring[i]->rsc_flush;
94b982b2
MC		 5349 }
5350 adapter->rsc_total_count = rsc_count;
5351 adapter->rsc_total_flush = rsc_flush;
d51019a4
PW		 5352 }
5353
7ca3bc58
JB		 5354 /* gather some stats to the adapter struct that are per queue */
5355 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 5356 restart_queue += adapter->tx_ring[i]->restart_queue;
eb985f09 5357 adapter->restart_queue = restart_queue;
7ca3bc58
JB		 5358
5359 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 5360 non_eop_descs += adapter->rx_ring[i]->non_eop_descs;
eb985f09 5361 adapter->non_eop_descs = non_eop_descs;
7ca3bc58 5362
9a799d71 5363 adapter->stats.crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS);
6f11eef7
AV		 5364 for (i = 0; i < 8; i++) {
5365 /* for packet buffers not used, the register should read 0 */
5366 mpc = IXGBE_READ_REG(hw, IXGBE_MPC(i));
5367 missed_rx += mpc;
5368 adapter->stats.mpc[i] += mpc;
5369 total_mpc += adapter->stats.mpc[i];
e8e26350
PW		 5370 if (hw->mac.type == ixgbe_mac_82598EB)
5371 adapter->stats.rnbc[i] += IXGBE_READ_REG(hw, IXGBE_RNBC(i));
2f90b865
AD		 5372 adapter->stats.qptc[i] += IXGBE_READ_REG(hw, IXGBE_QPTC(i));
5373 adapter->stats.qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC(i));
5374 adapter->stats.qprc[i] += IXGBE_READ_REG(hw, IXGBE_QPRC(i));
5375 adapter->stats.qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC(i));
e8e26350
PW		 5376 if (hw->mac.type == ixgbe_mac_82599EB) {
5377 adapter->stats.pxonrxc[i] += IXGBE_READ_REG(hw,
5378 IXGBE_PXONRXCNT(i));
5379 adapter->stats.pxoffrxc[i] += IXGBE_READ_REG(hw,
5380 IXGBE_PXOFFRXCNT(i));
5381 adapter->stats.qprdc[i] += IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
e8e26350
PW		 5382 } else {
5383 adapter->stats.pxonrxc[i] += IXGBE_READ_REG(hw,
5384 IXGBE_PXONRXC(i));
5385 adapter->stats.pxoffrxc[i] += IXGBE_READ_REG(hw,
5386 IXGBE_PXOFFRXC(i));
5387 }
2f90b865
AD		 5388 adapter->stats.pxontxc[i] += IXGBE_READ_REG(hw,
5389 IXGBE_PXONTXC(i));
2f90b865 5390 adapter->stats.pxofftxc[i] += IXGBE_READ_REG(hw,
e8e26350 5391 IXGBE_PXOFFTXC(i));
6f11eef7
AV		 5392 }
5393 adapter->stats.gprc += IXGBE_READ_REG(hw, IXGBE_GPRC);
5394 /* work around hardware counting issue */
5395 adapter->stats.gprc -= missed_rx;
5396
5397 /* 82598 hardware only has a 32 bit counter in the high register */
e8e26350 5398 if (hw->mac.type == ixgbe_mac_82599EB) {
aad71918 5399 u64 tmp;
e8e26350 5400 adapter->stats.gorc += IXGBE_READ_REG(hw, IXGBE_GORCL);
aad71918
BG		 5401 tmp = IXGBE_READ_REG(hw, IXGBE_GORCH) & 0xF; /* 4 high bits of GORC */
5402 adapter->stats.gorc += (tmp << 32);
e8e26350 5403 adapter->stats.gotc += IXGBE_READ_REG(hw, IXGBE_GOTCL);
aad71918
BG		 5404 tmp = IXGBE_READ_REG(hw, IXGBE_GOTCH) & 0xF; /* 4 high bits of GOTC */
5405 adapter->stats.gotc += (tmp << 32);
e8e26350
PW		 5406 adapter->stats.tor += IXGBE_READ_REG(hw, IXGBE_TORL);
5407 IXGBE_READ_REG(hw, IXGBE_TORH); /* to clear */
5408 adapter->stats.lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXCNT);
5409 adapter->stats.lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT);
c4cf55e5
PWJ		 5410 adapter->stats.fdirmatch += IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
5411 adapter->stats.fdirmiss += IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
6d45522c
YZ		 5412#ifdef IXGBE_FCOE
5413 adapter->stats.fccrc += IXGBE_READ_REG(hw, IXGBE_FCCRC);
5414 adapter->stats.fcoerpdc += IXGBE_READ_REG(hw, IXGBE_FCOERPDC);
5415 adapter->stats.fcoeprc += IXGBE_READ_REG(hw, IXGBE_FCOEPRC);
5416 adapter->stats.fcoeptc += IXGBE_READ_REG(hw, IXGBE_FCOEPTC);
5417 adapter->stats.fcoedwrc += IXGBE_READ_REG(hw, IXGBE_FCOEDWRC);
5418 adapter->stats.fcoedwtc += IXGBE_READ_REG(hw, IXGBE_FCOEDWTC);
5419#endif /* IXGBE_FCOE */
e8e26350
PW		 5420 } else {
5421 adapter->stats.lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC);
5422 adapter->stats.lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
5423 adapter->stats.gorc += IXGBE_READ_REG(hw, IXGBE_GORCH);
5424 adapter->stats.gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH);
5425 adapter->stats.tor += IXGBE_READ_REG(hw, IXGBE_TORH);
5426 }
9a799d71
AK		 5427 bprc = IXGBE_READ_REG(hw, IXGBE_BPRC);
5428 adapter->stats.bprc += bprc;
5429 adapter->stats.mprc += IXGBE_READ_REG(hw, IXGBE_MPRC);
e8e26350
PW		 5430 if (hw->mac.type == ixgbe_mac_82598EB)
5431 adapter->stats.mprc -= bprc;
9a799d71
AK		 5432 adapter->stats.roc += IXGBE_READ_REG(hw, IXGBE_ROC);
5433 adapter->stats.prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64);
5434 adapter->stats.prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127);
5435 adapter->stats.prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255);
5436 adapter->stats.prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511);
5437 adapter->stats.prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023);
5438 adapter->stats.prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522);
9a799d71 5439 adapter->stats.rlec += IXGBE_READ_REG(hw, IXGBE_RLEC);
6f11eef7
AV		 5440 lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC);
5441 adapter->stats.lxontxc += lxon;
5442 lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
5443 adapter->stats.lxofftxc += lxoff;
9a799d71
AK		 5444 adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
5445 adapter->stats.gptc += IXGBE_READ_REG(hw, IXGBE_GPTC);
6f11eef7
AV		 5446 adapter->stats.mptc += IXGBE_READ_REG(hw, IXGBE_MPTC);
5447 /*
5448 * 82598 errata - tx of flow control packets is included in tx counters
5449 */
5450 xon_off_tot = lxon + lxoff;
5451 adapter->stats.gptc -= xon_off_tot;
5452 adapter->stats.mptc -= xon_off_tot;
5453 adapter->stats.gotc -= (xon_off_tot * (ETH_ZLEN + ETH_FCS_LEN));
9a799d71
AK		 5454 adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
5455 adapter->stats.rfc += IXGBE_READ_REG(hw, IXGBE_RFC);
5456 adapter->stats.rjc += IXGBE_READ_REG(hw, IXGBE_RJC);
9a799d71
AK		 5457 adapter->stats.tpr += IXGBE_READ_REG(hw, IXGBE_TPR);
5458 adapter->stats.ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64);
6f11eef7 5459 adapter->stats.ptc64 -= xon_off_tot;
9a799d71
AK		 5460 adapter->stats.ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127);
5461 adapter->stats.ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255);
5462 adapter->stats.ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511);
5463 adapter->stats.ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023);
5464 adapter->stats.ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522);
9a799d71
AK		 5465 adapter->stats.bptc += IXGBE_READ_REG(hw, IXGBE_BPTC);
5466
5467 /* Fill out the OS statistics structure */
2d86f139 5468 netdev->stats.multicast = adapter->stats.mprc;
9a799d71
AK		 5469
5470 /* Rx Errors */
2d86f139 5471 netdev->stats.rx_errors = adapter->stats.crcerrs +
b4617240 5472 adapter->stats.rlec;
2d86f139
AK		 5473 netdev->stats.rx_dropped = 0;
5474 netdev->stats.rx_length_errors = adapter->stats.rlec;
5475 netdev->stats.rx_crc_errors = adapter->stats.crcerrs;
5476 netdev->stats.rx_missed_errors = total_mpc;
9a799d71
AK		 5477}
5478
5479/**
5480 * ixgbe_watchdog - Timer Call-back
5481 * @data: pointer to adapter cast into an unsigned long
5482 **/
5483static void ixgbe_watchdog(unsigned long data)
5484{
5485 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
cf8280ee 5486 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a
AD		 5487 u64 eics = 0;
5488 int i;
cf8280ee 5489
fe49f04a
AD		 5490 /*
5491 * Do the watchdog outside of interrupt context due to the lovely
5492 * delays that some of the newer hardware requires
5493 */
22d5a71b 5494
fe49f04a
AD		 5495 if (test_bit(__IXGBE_DOWN, &adapter->state))
5496 goto watchdog_short_circuit;
22d5a71b 5497
fe49f04a
AD		 5498 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
5499 /*
5500 * for legacy and MSI interrupts don't set any bits
5501 * that are enabled for EIAM, because this operation
5502 * would set *both* EIMS and EICS for any bit in EIAM
5503 */
5504 IXGBE_WRITE_REG(hw, IXGBE_EICS,
5505 (IXGBE_EICS_TCP_TIMER | IXGBE_EICS_OTHER));
5506 goto watchdog_reschedule;
5507 }
5508
5509 /* get one bit for every active tx/rx interrupt vector */
5510 for (i = 0; i < adapter->num_msix_vectors - NON_Q_VECTORS; i++) {
5511 struct ixgbe_q_vector *qv = adapter->q_vector[i];
5512 if (qv->rxr_count || qv->txr_count)
5513 eics |= ((u64)1 << i);
cf8280ee 5514 }
9a799d71 5515
fe49f04a
AD		 5516 /* Cause software interrupt to ensure rx rings are cleaned */
5517 ixgbe_irq_rearm_queues(adapter, eics);
5518
5519watchdog_reschedule:
5520 /* Reset the timer */
5521 mod_timer(&adapter->watchdog_timer, round_jiffies(jiffies + 2 * HZ));
5522
5523watchdog_short_circuit:
cf8280ee
JB		 5524 schedule_work(&adapter->watchdog_task);
5525}
5526
e8e26350
PW		 5527/**
5528 * ixgbe_multispeed_fiber_task - worker thread to configure multispeed fiber
5529 * @work: pointer to work_struct containing our data
5530 **/
5531static void ixgbe_multispeed_fiber_task(struct work_struct *work)
5532{
5533 struct ixgbe_adapter *adapter = container_of(work,
5534 struct ixgbe_adapter,
5535 multispeed_fiber_task);
5536 struct ixgbe_hw *hw = &adapter->hw;
5537 u32 autoneg;
8620a103 5538 bool negotiation;
e8e26350
PW		 5539
5540 adapter->flags |= IXGBE_FLAG_IN_SFP_LINK_TASK;
a1f25324
MC		 5541 autoneg = hw->phy.autoneg_advertised;
5542 if ((!autoneg) && (hw->mac.ops.get_link_capabilities))
8620a103 5543 hw->mac.ops.get_link_capabilities(hw, &autoneg, &negotiation);
1097cd17 5544 hw->mac.autotry_restart = false;
8620a103
MC		 5545 if (hw->mac.ops.setup_link)
5546 hw->mac.ops.setup_link(hw, autoneg, negotiation, true);
e8e26350
PW		 5547 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
5548 adapter->flags &= ~IXGBE_FLAG_IN_SFP_LINK_TASK;
5549}
5550
5551/**
5552 * ixgbe_sfp_config_module_task - worker thread to configure a new SFP+ module
5553 * @work: pointer to work_struct containing our data
5554 **/
5555static void ixgbe_sfp_config_module_task(struct work_struct *work)
5556{
5557 struct ixgbe_adapter *adapter = container_of(work,
5558 struct ixgbe_adapter,
5559 sfp_config_module_task);
5560 struct ixgbe_hw *hw = &adapter->hw;
5561 u32 err;
5562
5563 adapter->flags |= IXGBE_FLAG_IN_SFP_MOD_TASK;
63d6e1d8
DS		 5564
5565 /* Time for electrical oscillations to settle down */
5566 msleep(100);
e8e26350 5567 err = hw->phy.ops.identify_sfp(hw);
63d6e1d8 5568
e8e26350 5569 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
849c4542
ET		 5570 e_dev_err("failed to initialize because an unsupported SFP+ "
5571 "module type was detected.\n");
5572 e_dev_err("Reload the driver after installing a supported "
5573 "module.\n");
63d6e1d8 5574 unregister_netdev(adapter->netdev);
e8e26350
PW		 5575 return;
5576 }
5577 hw->mac.ops.setup_sfp(hw);
5578
8d1c3c07 5579 if (!(adapter->flags & IXGBE_FLAG_IN_SFP_LINK_TASK))
e8e26350
PW		 5580 /* This will also work for DA Twinax connections */
5581 schedule_work(&adapter->multispeed_fiber_task);
5582 adapter->flags &= ~IXGBE_FLAG_IN_SFP_MOD_TASK;
5583}
5584
c4cf55e5
PWJ		 5585/**
5586 * ixgbe_fdir_reinit_task - worker thread to reinit FDIR filter table
5587 * @work: pointer to work_struct containing our data
5588 **/
5589static void ixgbe_fdir_reinit_task(struct work_struct *work)
5590{
5591 struct ixgbe_adapter *adapter = container_of(work,
5592 struct ixgbe_adapter,
5593 fdir_reinit_task);
5594 struct ixgbe_hw *hw = &adapter->hw;
5595 int i;
5596
5597 if (ixgbe_reinit_fdir_tables_82599(hw) == 0) {
5598 for (i = 0; i < adapter->num_tx_queues; i++)
5599 set_bit(__IXGBE_FDIR_INIT_DONE,
4a0b9ca0 5600 &(adapter->tx_ring[i]->reinit_state));
c4cf55e5 5601 } else {
396e799c 5602 e_err(probe, "failed to finish FDIR re-initialization, "
849c4542 5603 "ignored adding FDIR ATR filters\n");
c4cf55e5
PWJ		 5604 }
5605 /* Done FDIR Re-initialization, enable transmits */
5606 netif_tx_start_all_queues(adapter->netdev);
5607}
5608
10eec955
JF		 5609static DEFINE_MUTEX(ixgbe_watchdog_lock);
5610
cf8280ee 5611/**
69888674
AD		 5612 * ixgbe_watchdog_task - worker thread to bring link up
5613 * @work: pointer to work_struct containing our data
cf8280ee
JB		 5614 **/
5615static void ixgbe_watchdog_task(struct work_struct *work)
5616{
5617 struct ixgbe_adapter *adapter = container_of(work,
5618 struct ixgbe_adapter,
5619 watchdog_task);
5620 struct net_device *netdev = adapter->netdev;
5621 struct ixgbe_hw *hw = &adapter->hw;
10eec955
JF		 5622 u32 link_speed;
5623 bool link_up;
bc59fcda
NS		 5624 int i;
5625 struct ixgbe_ring *tx_ring;
5626 int some_tx_pending = 0;
cf8280ee 5627
10eec955
JF		 5628 mutex_lock(&ixgbe_watchdog_lock);
5629
5630 link_up = adapter->link_up;
5631 link_speed = adapter->link_speed;
cf8280ee
JB		 5632
5633 if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE) {
5634 hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
264857b8
PWJ		 5635 if (link_up) {
5636#ifdef CONFIG_DCB
5637 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
5638 for (i = 0; i < MAX_TRAFFIC_CLASS; i++)
620fa036 5639 hw->mac.ops.fc_enable(hw, i);
264857b8 5640 } else {
620fa036 5641 hw->mac.ops.fc_enable(hw, 0);
264857b8
PWJ		 5642 }
5643#else
620fa036 5644 hw->mac.ops.fc_enable(hw, 0);
264857b8
PWJ		 5645#endif
5646 }
5647
cf8280ee
JB		 5648 if (link_up ||
5649 time_after(jiffies, (adapter->link_check_timeout +
5650 IXGBE_TRY_LINK_TIMEOUT))) {
cf8280ee 5651 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
264857b8 5652 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMC_LSC);
cf8280ee
JB		 5653 }
5654 adapter->link_up = link_up;
5655 adapter->link_speed = link_speed;
5656 }
9a799d71
AK		 5657
5658 if (link_up) {
5659 if (!netif_carrier_ok(netdev)) {
e8e26350
PW		 5660 bool flow_rx, flow_tx;
5661
5662 if (hw->mac.type == ixgbe_mac_82599EB) {
5663 u32 mflcn = IXGBE_READ_REG(hw, IXGBE_MFLCN);
5664 u32 fccfg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
078788b6
PWJ		 5665 flow_rx = !!(mflcn & IXGBE_MFLCN_RFCE);
5666 flow_tx = !!(fccfg & IXGBE_FCCFG_TFCE_802_3X);
e8e26350
PW		 5667 } else {
5668 u32 frctl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
5669 u32 rmcs = IXGBE_READ_REG(hw, IXGBE_RMCS);
078788b6
PWJ		 5670 flow_rx = !!(frctl & IXGBE_FCTRL_RFCE);
5671 flow_tx = !!(rmcs & IXGBE_RMCS_TFCE_802_3X);
e8e26350
PW		 5672 }
5673
396e799c 5674 e_info(drv, "NIC Link is Up %s, Flow Control: %s\n",
a46e534b 5675 (link_speed == IXGBE_LINK_SPEED_10GB_FULL ?
849c4542
ET		 5676 "10 Gbps" :
5677 (link_speed == IXGBE_LINK_SPEED_1GB_FULL ?
5678 "1 Gbps" : "unknown speed")),
e8e26350 5679 ((flow_rx && flow_tx) ? "RX/TX" :
849c4542
ET		 5680 (flow_rx ? "RX" :
5681 (flow_tx ? "TX" : "None"))));
9a799d71
AK		 5682
5683 netif_carrier_on(netdev);
9a799d71
AK		 5684 } else {
5685 /* Force detection of hung controller */
5686 adapter->detect_tx_hung = true;
5687 }
5688 } else {
cf8280ee
JB		 5689 adapter->link_up = false;
5690 adapter->link_speed = 0;
9a799d71 5691 if (netif_carrier_ok(netdev)) {
396e799c 5692 e_info(drv, "NIC Link is Down\n");
9a799d71 5693 netif_carrier_off(netdev);
9a799d71
AK		 5694 }
5695 }
5696
bc59fcda
NS		 5697 if (!netif_carrier_ok(netdev)) {
5698 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 5699 tx_ring = adapter->tx_ring[i];
bc59fcda
NS		 5700 if (tx_ring->next_to_use != tx_ring->next_to_clean) {
5701 some_tx_pending = 1;
5702 break;
5703 }
5704 }
5705
5706 if (some_tx_pending) {
5707 /* We've lost link, so the controller stops DMA,
5708 * but we've got queued Tx work that's never going
5709 * to get done, so reset controller to flush Tx.
5710 * (Do the reset outside of interrupt context).
5711 */
5712 schedule_work(&adapter->reset_task);
5713 }
5714 }
5715
9a799d71 5716 ixgbe_update_stats(adapter);
10eec955 5717 mutex_unlock(&ixgbe_watchdog_lock);
9a799d71
AK		 5718}
5719
9a799d71 5720static int ixgbe_tso(struct ixgbe_adapter *adapter,
b4617240
PW		 5721 struct ixgbe_ring *tx_ring, struct sk_buff *skb,
5722 u32 tx_flags, u8 *hdr_len)
9a799d71
AK		 5723{
5724 struct ixgbe_adv_tx_context_desc *context_desc;
5725 unsigned int i;
5726 int err;
5727 struct ixgbe_tx_buffer *tx_buffer_info;
9f8cdf4f
JB		 5728 u32 vlan_macip_lens = 0, type_tucmd_mlhl;
5729 u32 mss_l4len_idx, l4len;
9a799d71
AK		 5730
5731 if (skb_is_gso(skb)) {
5732 if (skb_header_cloned(skb)) {
5733 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
5734 if (err)
5735 return err;
5736 }
5737 l4len = tcp_hdrlen(skb);
5738 *hdr_len += l4len;
5739
8327d000 5740 if (skb->protocol == htons(ETH_P_IP)) {
9a799d71
AK		 5741 struct iphdr *iph = ip_hdr(skb);
5742 iph->tot_len = 0;
5743 iph->check = 0;
5744 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
b4617240
PW		 5745 iph->daddr, 0,
5746 IPPROTO_TCP,
5747 0);
8e1e8a47 5748 } else if (skb_is_gso_v6(skb)) {
9a799d71
AK		 5749 ipv6_hdr(skb)->payload_len = 0;
5750 tcp_hdr(skb)->check =
5751 ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
b4617240
PW		 5752 &ipv6_hdr(skb)->daddr,
5753 0, IPPROTO_TCP, 0);
9a799d71
AK		 5754 }
5755
5756 i = tx_ring->next_to_use;
5757
5758 tx_buffer_info = &tx_ring->tx_buffer_info[i];
5759 context_desc = IXGBE_TX_CTXTDESC_ADV(*tx_ring, i);
5760
5761 /* VLAN MACLEN IPLEN */
5762 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
5763 vlan_macip_lens |=
5764 (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK);
5765 vlan_macip_lens |= ((skb_network_offset(skb)) <<
b4617240 5766 IXGBE_ADVTXD_MACLEN_SHIFT);
9a799d71
AK		 5767 *hdr_len += skb_network_offset(skb);
5768 vlan_macip_lens |=
5769 (skb_transport_header(skb) - skb_network_header(skb));
5770 *hdr_len +=
5771 (skb_transport_header(skb) - skb_network_header(skb));
5772 context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
5773 context_desc->seqnum_seed = 0;
5774
5775 /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */
9f8cdf4f 5776 type_tucmd_mlhl = (IXGBE_TXD_CMD_DEXT |
b4617240 5777 IXGBE_ADVTXD_DTYP_CTXT);
9a799d71 5778
8327d000 5779 if (skb->protocol == htons(ETH_P_IP))
9a799d71
AK		 5780 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4;
5781 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_L4T_TCP;
5782 context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl);
5783
5784 /* MSS L4LEN IDX */
9f8cdf4f 5785 mss_l4len_idx =
9a799d71
AK		 5786 (skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT);
5787 mss_l4len_idx |= (l4len << IXGBE_ADVTXD_L4LEN_SHIFT);
4eeae6fd
PW		 5788 /* use index 1 for TSO */
5789 mss_l4len_idx |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
9a799d71
AK		 5790 context_desc->mss_l4len_idx = cpu_to_le32(mss_l4len_idx);
5791
5792 tx_buffer_info->time_stamp = jiffies;
5793 tx_buffer_info->next_to_watch = i;
5794
5795 i++;
5796 if (i == tx_ring->count)
5797 i = 0;
5798 tx_ring->next_to_use = i;
5799
5800 return true;
5801 }
5802 return false;
5803}
5804
5805static bool ixgbe_tx_csum(struct ixgbe_adapter *adapter,
b4617240
PW		 5806 struct ixgbe_ring *tx_ring,
5807 struct sk_buff *skb, u32 tx_flags)
9a799d71
AK		 5808{
5809 struct ixgbe_adv_tx_context_desc *context_desc;
5810 unsigned int i;
5811 struct ixgbe_tx_buffer *tx_buffer_info;
5812 u32 vlan_macip_lens = 0, type_tucmd_mlhl = 0;
5813
5814 if (skb->ip_summed == CHECKSUM_PARTIAL ||
5815 (tx_flags & IXGBE_TX_FLAGS_VLAN)) {
5816 i = tx_ring->next_to_use;
5817 tx_buffer_info = &tx_ring->tx_buffer_info[i];
5818 context_desc = IXGBE_TX_CTXTDESC_ADV(*tx_ring, i);
5819
5820 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
5821 vlan_macip_lens |=
5822 (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK);
5823 vlan_macip_lens |= (skb_network_offset(skb) <<
b4617240 5824 IXGBE_ADVTXD_MACLEN_SHIFT);
9a799d71
AK		 5825 if (skb->ip_summed == CHECKSUM_PARTIAL)
5826 vlan_macip_lens |= (skb_transport_header(skb) -
b4617240 5827 skb_network_header(skb));
9a799d71
AK		 5828
5829 context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
5830 context_desc->seqnum_seed = 0;
5831
5832 type_tucmd_mlhl |= (IXGBE_TXD_CMD_DEXT |
b4617240 5833 IXGBE_ADVTXD_DTYP_CTXT);
9a799d71
AK		 5834
5835 if (skb->ip_summed == CHECKSUM_PARTIAL) {
ca553980
GS		 5836 __be16 protocol;
5837
5838 if (skb->protocol == cpu_to_be16(ETH_P_8021Q)) {
5839 const struct vlan_ethhdr *vhdr =
5840 (const struct vlan_ethhdr *)skb->data;
5841
5842 protocol = vhdr->h_vlan_encapsulated_proto;
5843 } else {
5844 protocol = skb->protocol;
5845 }
5846
5847 switch (protocol) {
09640e63 5848 case cpu_to_be16(ETH_P_IP):
9a799d71 5849 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4;
41825d71
AK		 5850 if (ip_hdr(skb)->protocol == IPPROTO_TCP)
5851 type_tucmd_mlhl |=
b4617240 5852 IXGBE_ADVTXD_TUCMD_L4T_TCP;
45a5ead0
JB		 5853 else if (ip_hdr(skb)->protocol == IPPROTO_SCTP)
5854 type_tucmd_mlhl |=
5855 IXGBE_ADVTXD_TUCMD_L4T_SCTP;
41825d71 5856 break;
09640e63 5857 case cpu_to_be16(ETH_P_IPV6):
41825d71
AK		 5858 /* XXX what about other V6 headers?? */
5859 if (ipv6_hdr(skb)->nexthdr == IPPROTO_TCP)
5860 type_tucmd_mlhl |=
b4617240 5861 IXGBE_ADVTXD_TUCMD_L4T_TCP;
45a5ead0
JB		 5862 else if (ipv6_hdr(skb)->nexthdr == IPPROTO_SCTP)
5863 type_tucmd_mlhl |=
5864 IXGBE_ADVTXD_TUCMD_L4T_SCTP;
41825d71 5865 break;
41825d71
AK		 5866 default:
5867 if (unlikely(net_ratelimit())) {
396e799c
ET		 5868 e_warn(probe, "partial checksum "
5869 "but proto=%x!\n",
5870 skb->protocol);
41825d71
AK		 5871 }
5872 break;
5873 }
9a799d71
AK		 5874 }
5875
5876 context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl);
4eeae6fd 5877 /* use index zero for tx checksum offload */
9a799d71
AK		 5878 context_desc->mss_l4len_idx = 0;
5879
5880 tx_buffer_info->time_stamp = jiffies;
5881 tx_buffer_info->next_to_watch = i;
9f8cdf4f 5882
9a799d71
AK		 5883 i++;
5884 if (i == tx_ring->count)
5885 i = 0;
5886 tx_ring->next_to_use = i;
5887
5888 return true;
5889 }
9f8cdf4f 5890
9a799d71
AK		 5891 return false;
5892}
5893
5894static int ixgbe_tx_map(struct ixgbe_adapter *adapter,
b4617240 5895 struct ixgbe_ring *tx_ring,
eacd73f7
YZ		 5896 struct sk_buff *skb, u32 tx_flags,
5897 unsigned int first)
9a799d71 5898{
e5a43549 5899 struct pci_dev *pdev = adapter->pdev;
9a799d71 5900 struct ixgbe_tx_buffer *tx_buffer_info;
eacd73f7
YZ		 5901 unsigned int len;
5902 unsigned int total = skb->len;
9a799d71
AK		 5903 unsigned int offset = 0, size, count = 0, i;
5904 unsigned int nr_frags = skb_shinfo(skb)->nr_frags;
5905 unsigned int f;
9a799d71
AK		 5906
5907 i = tx_ring->next_to_use;
5908
eacd73f7
YZ		 5909 if (tx_flags & IXGBE_TX_FLAGS_FCOE)
5910 /* excluding fcoe_crc_eof for FCoE */
5911 total -= sizeof(struct fcoe_crc_eof);
5912
5913 len = min(skb_headlen(skb), total);
9a799d71
AK		 5914 while (len) {
5915 tx_buffer_info = &tx_ring->tx_buffer_info[i];
5916 size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD);
5917
5918 tx_buffer_info->length = size;
e5a43549 5919 tx_buffer_info->mapped_as_page = false;
1b507730 5920 tx_buffer_info->dma = dma_map_single(&pdev->dev,
e5a43549 5921 skb->data + offset,
1b507730
NN		 5922 size, DMA_TO_DEVICE);
5923 if (dma_mapping_error(&pdev->dev, tx_buffer_info->dma))
e5a43549 5924 goto dma_error;
9a799d71
AK		 5925 tx_buffer_info->time_stamp = jiffies;
5926 tx_buffer_info->next_to_watch = i;
5927
5928 len -= size;
eacd73f7 5929 total -= size;
9a799d71
AK		 5930 offset += size;
5931 count++;
44df32c5
AD		 5932
5933 if (len) {
5934 i++;
5935 if (i == tx_ring->count)
5936 i = 0;
5937 }
9a799d71
AK		 5938 }
5939
5940 for (f = 0; f < nr_frags; f++) {
5941 struct skb_frag_struct *frag;
5942
5943 frag = &skb_shinfo(skb)->frags[f];
eacd73f7 5944 len = min((unsigned int)frag->size, total);
e5a43549 5945 offset = frag->page_offset;
9a799d71
AK		 5946
5947 while (len) {
44df32c5
AD		 5948 i++;
5949 if (i == tx_ring->count)
5950 i = 0;
5951
9a799d71
AK		 5952 tx_buffer_info = &tx_ring->tx_buffer_info[i];
5953 size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD);
5954
5955 tx_buffer_info->length = size;
1b507730 5956 tx_buffer_info->dma = dma_map_page(&adapter->pdev->dev,
e5a43549
AD		 5957 frag->page,
5958 offset, size,
1b507730 5959 DMA_TO_DEVICE);
e5a43549 5960 tx_buffer_info->mapped_as_page = true;
1b507730 5961 if (dma_mapping_error(&pdev->dev, tx_buffer_info->dma))
e5a43549 5962 goto dma_error;
9a799d71
AK		 5963 tx_buffer_info->time_stamp = jiffies;
5964 tx_buffer_info->next_to_watch = i;
5965
5966 len -= size;
eacd73f7 5967 total -= size;
9a799d71
AK		 5968 offset += size;
5969 count++;
9a799d71 5970 }
eacd73f7
YZ		 5971 if (total == 0)
5972 break;
9a799d71 5973 }
44df32c5 5974
9a799d71
AK		 5975 tx_ring->tx_buffer_info[i].skb = skb;
5976 tx_ring->tx_buffer_info[first].next_to_watch = i;
5977
e5a43549
AD		 5978 return count;
5979
5980dma_error:
849c4542 5981 e_dev_err("TX DMA map failed\n");
e5a43549
AD		 5982
5983 /* clear timestamp and dma mappings for failed tx_buffer_info map */
5984 tx_buffer_info->dma = 0;
5985 tx_buffer_info->time_stamp = 0;
5986 tx_buffer_info->next_to_watch = 0;
c1fa347f
RK		 5987 if (count)
5988 count--;
e5a43549
AD		 5989
5990 /* clear timestamp and dma mappings for remaining portion of packet */
c1fa347f
RK		 5991 while (count--) {
5992 if (i==0)
e5a43549 5993 i += tx_ring->count;
c1fa347f 5994 i--;
e5a43549
AD		 5995 tx_buffer_info = &tx_ring->tx_buffer_info[i];
5996 ixgbe_unmap_and_free_tx_resource(adapter, tx_buffer_info);
5997 }
5998
e44d38e1 5999 return 0;
9a799d71
AK		 6000}
6001
6002static void ixgbe_tx_queue(struct ixgbe_adapter *adapter,
b4617240
PW		 6003 struct ixgbe_ring *tx_ring,
6004 int tx_flags, int count, u32 paylen, u8 hdr_len)
9a799d71
AK		 6005{
6006 union ixgbe_adv_tx_desc *tx_desc = NULL;
6007 struct ixgbe_tx_buffer *tx_buffer_info;
6008 u32 olinfo_status = 0, cmd_type_len = 0;
6009 unsigned int i;
6010 u32 txd_cmd = IXGBE_TXD_CMD_EOP | IXGBE_TXD_CMD_RS | IXGBE_TXD_CMD_IFCS;
6011
6012 cmd_type_len |= IXGBE_ADVTXD_DTYP_DATA;
6013
6014 cmd_type_len |= IXGBE_ADVTXD_DCMD_IFCS | IXGBE_ADVTXD_DCMD_DEXT;
6015
6016 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
6017 cmd_type_len |= IXGBE_ADVTXD_DCMD_VLE;
6018
6019 if (tx_flags & IXGBE_TX_FLAGS_TSO) {
6020 cmd_type_len |= IXGBE_ADVTXD_DCMD_TSE;
6021
6022 olinfo_status |= IXGBE_TXD_POPTS_TXSM <<
b4617240 6023 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71 6024
4eeae6fd
PW		 6025 /* use index 1 context for tso */
6026 olinfo_status |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
9a799d71
AK		 6027 if (tx_flags & IXGBE_TX_FLAGS_IPV4)
6028 olinfo_status |= IXGBE_TXD_POPTS_IXSM <<
b4617240 6029 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71
AK		 6030
6031 } else if (tx_flags & IXGBE_TX_FLAGS_CSUM)
6032 olinfo_status |= IXGBE_TXD_POPTS_TXSM <<
b4617240 6033 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71 6034
eacd73f7
YZ		 6035 if (tx_flags & IXGBE_TX_FLAGS_FCOE) {
6036 olinfo_status |= IXGBE_ADVTXD_CC;
6037 olinfo_status |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
6038 if (tx_flags & IXGBE_TX_FLAGS_FSO)
6039 cmd_type_len |= IXGBE_ADVTXD_DCMD_TSE;
6040 }
6041
9a799d71
AK		 6042 olinfo_status |= ((paylen - hdr_len) << IXGBE_ADVTXD_PAYLEN_SHIFT);
6043
6044 i = tx_ring->next_to_use;
6045 while (count--) {
6046 tx_buffer_info = &tx_ring->tx_buffer_info[i];
6047 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i);
6048 tx_desc->read.buffer_addr = cpu_to_le64(tx_buffer_info->dma);
6049 tx_desc->read.cmd_type_len =
b4617240 6050 cpu_to_le32(cmd_type_len | tx_buffer_info->length);
9a799d71 6051 tx_desc->read.olinfo_status = cpu_to_le32(olinfo_status);
9a799d71
AK		 6052 i++;
6053 if (i == tx_ring->count)
6054 i = 0;
6055 }
6056
6057 tx_desc->read.cmd_type_len |= cpu_to_le32(txd_cmd);
6058
6059 /*
6060 * Force memory writes to complete before letting h/w
6061 * know there are new descriptors to fetch. (Only
6062 * applicable for weak-ordered memory model archs,
6063 * such as IA-64).
6064 */
6065 wmb();
6066
6067 tx_ring->next_to_use = i;
6068 writel(i, adapter->hw.hw_addr + tx_ring->tail);
6069}
6070
c4cf55e5
PWJ		 6071static void ixgbe_atr(struct ixgbe_adapter *adapter, struct sk_buff *skb,
6072 int queue, u32 tx_flags)
6073{
c4cf55e5
PWJ		 6074 struct ixgbe_atr_input atr_input;
6075 struct tcphdr *th;
c4cf55e5
PWJ		 6076 struct iphdr *iph = ip_hdr(skb);
6077 struct ethhdr *eth = (struct ethhdr *)skb->data;
6078 u16 vlan_id, src_port, dst_port, flex_bytes;
6079 u32 src_ipv4_addr, dst_ipv4_addr;
6080 u8 l4type = 0;
6081
d3ead241
GG		 6082 /* Right now, we support IPv4 only */
6083 if (skb->protocol != htons(ETH_P_IP))
6084 return;
c4cf55e5
PWJ		 6085 /* check if we're UDP or TCP */
6086 if (iph->protocol == IPPROTO_TCP) {
6087 th = tcp_hdr(skb);
6088 src_port = th->source;
6089 dst_port = th->dest;
6090 l4type |= IXGBE_ATR_L4TYPE_TCP;
6091 /* l4type IPv4 type is 0, no need to assign */
c4cf55e5
PWJ		 6092 } else {
6093 /* Unsupported L4 header, just bail here */
6094 return;
6095 }
6096
6097 memset(&atr_input, 0, sizeof(struct ixgbe_atr_input));
6098
6099 vlan_id = (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK) >>
6100 IXGBE_TX_FLAGS_VLAN_SHIFT;
6101 src_ipv4_addr = iph->saddr;
6102 dst_ipv4_addr = iph->daddr;
6103 flex_bytes = eth->h_proto;
6104
6105 ixgbe_atr_set_vlan_id_82599(&atr_input, vlan_id);
6106 ixgbe_atr_set_src_port_82599(&atr_input, dst_port);
6107 ixgbe_atr_set_dst_port_82599(&atr_input, src_port);
6108 ixgbe_atr_set_flex_byte_82599(&atr_input, flex_bytes);
6109 ixgbe_atr_set_l4type_82599(&atr_input, l4type);
6110 /* src and dst are inverted, think how the receiver sees them */
6111 ixgbe_atr_set_src_ipv4_82599(&atr_input, dst_ipv4_addr);
6112 ixgbe_atr_set_dst_ipv4_82599(&atr_input, src_ipv4_addr);
6113
6114 /* This assumes the Rx queue and Tx queue are bound to the same CPU */
6115 ixgbe_fdir_add_signature_filter_82599(&adapter->hw, &atr_input, queue);
6116}
6117
e092be60 6118static int __ixgbe_maybe_stop_tx(struct net_device *netdev,
b4617240 6119 struct ixgbe_ring *tx_ring, int size)
e092be60 6120{
30eba97a 6121 netif_stop_subqueue(netdev, tx_ring->queue_index);
e092be60
AV		 6122 /* Herbert's original patch had:
6123 * smp_mb__after_netif_stop_queue();
6124 * but since that doesn't exist yet, just open code it. */
6125 smp_mb();
6126
6127 /* We need to check again in a case another CPU has just
6128 * made room available. */
6129 if (likely(IXGBE_DESC_UNUSED(tx_ring) < size))
6130 return -EBUSY;
6131
6132 /* A reprieve! - use start_queue because it doesn't call schedule */
af72166f 6133 netif_start_subqueue(netdev, tx_ring->queue_index);
7ca3bc58 6134 ++tx_ring->restart_queue;
e092be60
AV		 6135 return 0;
6136}
6137
6138static int ixgbe_maybe_stop_tx(struct net_device *netdev,
b4617240 6139 struct ixgbe_ring *tx_ring, int size)
e092be60
AV		 6140{
6141 if (likely(IXGBE_DESC_UNUSED(tx_ring) >= size))
6142 return 0;
6143 return __ixgbe_maybe_stop_tx(netdev, tx_ring, size);
6144}
6145
09a3b1f8
SH		 6146static u16 ixgbe_select_queue(struct net_device *dev, struct sk_buff *skb)
6147{
6148 struct ixgbe_adapter *adapter = netdev_priv(dev);
5f715823 6149 int txq = smp_processor_id();
09a3b1f8 6150
56075a98
JF		 6151#ifdef IXGBE_FCOE
6152 if ((skb->protocol == htons(ETH_P_FCOE)) ||
6153 (skb->protocol == htons(ETH_P_FIP))) {
6154 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
6155 txq &= (adapter->ring_feature[RING_F_FCOE].indices - 1);
6156 txq += adapter->ring_feature[RING_F_FCOE].mask;
6157 return txq;
6158 } else if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
6159 txq = adapter->fcoe.up;
6160 return txq;
6161 }
6162 }
6163#endif
6164
fdd3d631
KK		 6165 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
6166 while (unlikely(txq >= dev->real_num_tx_queues))
6167 txq -= dev->real_num_tx_queues;
5f715823 6168 return txq;
fdd3d631 6169 }
c4cf55e5 6170
2ea186ae
JF		 6171 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
6172 if (skb->priority == TC_PRIO_CONTROL)
6173 txq = adapter->ring_feature[RING_F_DCB].indices-1;
6174 else
6175 txq = (skb->vlan_tci & IXGBE_TX_FLAGS_VLAN_PRIO_MASK)
6176 >> 13;
6177 return txq;
6178 }
09a3b1f8
SH		 6179
6180 return skb_tx_hash(dev, skb);
6181}
6182
3b29a56d
SH		 6183static netdev_tx_t ixgbe_xmit_frame(struct sk_buff *skb,
6184 struct net_device *netdev)
9a799d71
AK		 6185{
6186 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6187 struct ixgbe_ring *tx_ring;
60d51134 6188 struct netdev_queue *txq;
9a799d71
AK		 6189 unsigned int first;
6190 unsigned int tx_flags = 0;
30eba97a 6191 u8 hdr_len = 0;
5f715823 6192 int tso;
9a799d71
AK		 6193 int count = 0;
6194 unsigned int f;
9f8cdf4f 6195
9f8cdf4f
JB		 6196 if (adapter->vlgrp && vlan_tx_tag_present(skb)) {
6197 tx_flags |= vlan_tx_tag_get(skb);
2f90b865
AD		 6198 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
6199 tx_flags &= ~IXGBE_TX_FLAGS_VLAN_PRIO_MASK;
5f715823 6200 tx_flags |= ((skb->queue_mapping & 0x7) << 13);
2f90b865
AD		 6201 }
6202 tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT;
6203 tx_flags |= IXGBE_TX_FLAGS_VLAN;
33c66bd1
JF		 6204 } else if (adapter->flags & IXGBE_FLAG_DCB_ENABLED &&
6205 skb->priority != TC_PRIO_CONTROL) {
2ea186ae
JF		 6206 tx_flags |= ((skb->queue_mapping & 0x7) << 13);
6207 tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT;
6208 tx_flags |= IXGBE_TX_FLAGS_VLAN;
9a799d71 6209 }
eacd73f7 6210
4a0b9ca0 6211 tx_ring = adapter->tx_ring[skb->queue_mapping];
60127865 6212
09ad1cc0 6213#ifdef IXGBE_FCOE
56075a98
JF		 6214 /* for FCoE with DCB, we force the priority to what
6215 * was specified by the switch */
6216 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED &&
6217 (skb->protocol == htons(ETH_P_FCOE) ||
6218 skb->protocol == htons(ETH_P_FIP))) {
6219 tx_flags &= ~(IXGBE_TX_FLAGS_VLAN_PRIO_MASK
6220 << IXGBE_TX_FLAGS_VLAN_SHIFT);
6221 tx_flags |= ((adapter->fcoe.up << 13)
6222 << IXGBE_TX_FLAGS_VLAN_SHIFT);
ca77cd59
RL		 6223 /* flag for FCoE offloads */
6224 if (skb->protocol == htons(ETH_P_FCOE))
6225 tx_flags |= IXGBE_TX_FLAGS_FCOE;
09ad1cc0 6226 }
ca77cd59
RL		 6227#endif
6228
eacd73f7 6229 /* four things can cause us to need a context descriptor */
9f8cdf4f
JB		 6230 if (skb_is_gso(skb) ||
6231 (skb->ip_summed == CHECKSUM_PARTIAL) ||
eacd73f7
YZ		 6232 (tx_flags & IXGBE_TX_FLAGS_VLAN) ||
6233 (tx_flags & IXGBE_TX_FLAGS_FCOE))
9a799d71
AK		 6234 count++;
6235
9f8cdf4f
JB		 6236 count += TXD_USE_COUNT(skb_headlen(skb));
6237 for (f = 0; f < skb_shinfo(skb)->nr_frags; f++)
9a799d71
AK		 6238 count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size);
6239
e092be60 6240 if (ixgbe_maybe_stop_tx(netdev, tx_ring, count)) {
9a799d71 6241 adapter->tx_busy++;
9a799d71
AK		 6242 return NETDEV_TX_BUSY;
6243 }
9a799d71 6244
9a799d71 6245 first = tx_ring->next_to_use;
eacd73f7
YZ		 6246 if (tx_flags & IXGBE_TX_FLAGS_FCOE) {
6247#ifdef IXGBE_FCOE
6248 /* setup tx offload for FCoE */
6249 tso = ixgbe_fso(adapter, tx_ring, skb, tx_flags, &hdr_len);
6250 if (tso < 0) {
6251 dev_kfree_skb_any(skb);
6252 return NETDEV_TX_OK;
6253 }
6254 if (tso)
6255 tx_flags |= IXGBE_TX_FLAGS_FSO;
6256#endif /* IXGBE_FCOE */
6257 } else {
6258 if (skb->protocol == htons(ETH_P_IP))
6259 tx_flags |= IXGBE_TX_FLAGS_IPV4;
6260 tso = ixgbe_tso(adapter, tx_ring, skb, tx_flags, &hdr_len);
6261 if (tso < 0) {
6262 dev_kfree_skb_any(skb);
6263 return NETDEV_TX_OK;
6264 }
9a799d71 6265
eacd73f7
YZ		 6266 if (tso)
6267 tx_flags |= IXGBE_TX_FLAGS_TSO;
6268 else if (ixgbe_tx_csum(adapter, tx_ring, skb, tx_flags) &&
6269 (skb->ip_summed == CHECKSUM_PARTIAL))
6270 tx_flags |= IXGBE_TX_FLAGS_CSUM;
6271 }
9a799d71 6272
eacd73f7 6273 count = ixgbe_tx_map(adapter, tx_ring, skb, tx_flags, first);
44df32c5 6274 if (count) {
c4cf55e5
PWJ		 6275 /* add the ATR filter if ATR is on */
6276 if (tx_ring->atr_sample_rate) {
6277 ++tx_ring->atr_count;
6278 if ((tx_ring->atr_count >= tx_ring->atr_sample_rate) &&
6279 test_bit(__IXGBE_FDIR_INIT_DONE,
6280 &tx_ring->reinit_state)) {
6281 ixgbe_atr(adapter, skb, tx_ring->queue_index,
6282 tx_flags);
6283 tx_ring->atr_count = 0;
6284 }
6285 }
60d51134
ED		 6286 txq = netdev_get_tx_queue(netdev, tx_ring->queue_index);
6287 txq->tx_bytes += skb->len;
6288 txq->tx_packets++;
44df32c5
AD		 6289 ixgbe_tx_queue(adapter, tx_ring, tx_flags, count, skb->len,
6290 hdr_len);
44df32c5 6291 ixgbe_maybe_stop_tx(netdev, tx_ring, DESC_NEEDED);
9a799d71 6292
44df32c5
AD		 6293 } else {
6294 dev_kfree_skb_any(skb);
6295 tx_ring->tx_buffer_info[first].time_stamp = 0;
6296 tx_ring->next_to_use = first;
6297 }
9a799d71
AK		 6298
6299 return NETDEV_TX_OK;
6300}
6301
9a799d71
AK		 6302/**
6303 * ixgbe_set_mac - Change the Ethernet Address of the NIC
6304 * @netdev: network interface device structure
6305 * @p: pointer to an address structure
6306 *
6307 * Returns 0 on success, negative on failure
6308 **/
6309static int ixgbe_set_mac(struct net_device *netdev, void *p)
6310{
6311 struct ixgbe_adapter *adapter = netdev_priv(netdev);
b4617240 6312 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 6313 struct sockaddr *addr = p;
6314
6315 if (!is_valid_ether_addr(addr->sa_data))
6316 return -EADDRNOTAVAIL;
6317
6318 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
b4617240 6319 memcpy(hw->mac.addr, addr->sa_data, netdev->addr_len);
9a799d71 6320
1cdd1ec8
GR		 6321 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs,
6322 IXGBE_RAH_AV);
9a799d71
AK		 6323
6324 return 0;
6325}
6326
6b73e10d
BH		 6327static int
6328ixgbe_mdio_read(struct net_device *netdev, int prtad, int devad, u16 addr)
6329{
6330 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6331 struct ixgbe_hw *hw = &adapter->hw;
6332 u16 value;
6333 int rc;
6334
6335 if (prtad != hw->phy.mdio.prtad)
6336 return -EINVAL;
6337 rc = hw->phy.ops.read_reg(hw, addr, devad, &value);
6338 if (!rc)
6339 rc = value;
6340 return rc;
6341}
6342
6343static int ixgbe_mdio_write(struct net_device *netdev, int prtad, int devad,
6344 u16 addr, u16 value)
6345{
6346 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6347 struct ixgbe_hw *hw = &adapter->hw;
6348
6349 if (prtad != hw->phy.mdio.prtad)
6350 return -EINVAL;
6351 return hw->phy.ops.write_reg(hw, addr, devad, value);
6352}
6353
6354static int ixgbe_ioctl(struct net_device *netdev, struct ifreq *req, int cmd)
6355{
6356 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6357
6358 return mdio_mii_ioctl(&adapter->hw.phy.mdio, if_mii(req), cmd);
6359}
6360
0365e6e4
PW		 6361/**
6362 * ixgbe_add_sanmac_netdev - Add the SAN MAC address to the corresponding
31278e71 6363 * netdev->dev_addrs
0365e6e4
PW		 6364 * @netdev: network interface device structure
6365 *
6366 * Returns non-zero on failure
6367 **/
6368static int ixgbe_add_sanmac_netdev(struct net_device *dev)
6369{
6370 int err = 0;
6371 struct ixgbe_adapter *adapter = netdev_priv(dev);
6372 struct ixgbe_mac_info *mac = &adapter->hw.mac;
6373
6374 if (is_valid_ether_addr(mac->san_addr)) {
6375 rtnl_lock();
6376 err = dev_addr_add(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN);
6377 rtnl_unlock();
6378 }
6379 return err;
6380}
6381
6382/**
6383 * ixgbe_del_sanmac_netdev - Removes the SAN MAC address to the corresponding
31278e71 6384 * netdev->dev_addrs
0365e6e4
PW		 6385 * @netdev: network interface device structure
6386 *
6387 * Returns non-zero on failure
6388 **/
6389static int ixgbe_del_sanmac_netdev(struct net_device *dev)
6390{
6391 int err = 0;
6392 struct ixgbe_adapter *adapter = netdev_priv(dev);
6393 struct ixgbe_mac_info *mac = &adapter->hw.mac;
6394
6395 if (is_valid_ether_addr(mac->san_addr)) {
6396 rtnl_lock();
6397 err = dev_addr_del(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN);
6398 rtnl_unlock();
6399 }
6400 return err;
6401}
6402
9a799d71
AK		 6403#ifdef CONFIG_NET_POLL_CONTROLLER
6404/*
6405 * Polling 'interrupt' - used by things like netconsole to send skbs
6406 * without having to re-enable interrupts. It's not called while
6407 * the interrupt routine is executing.
6408 */
6409static void ixgbe_netpoll(struct net_device *netdev)
6410{
6411 struct ixgbe_adapter *adapter = netdev_priv(netdev);
8f9a7167 6412 int i;
9a799d71 6413
1a647bd2
AD		 6414 /* if interface is down do nothing */
6415 if (test_bit(__IXGBE_DOWN, &adapter->state))
6416 return;
6417
9a799d71 6418 adapter->flags |= IXGBE_FLAG_IN_NETPOLL;
8f9a7167
PWJ		 6419 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
6420 int num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
6421 for (i = 0; i < num_q_vectors; i++) {
6422 struct ixgbe_q_vector *q_vector = adapter->q_vector[i];
6423 ixgbe_msix_clean_many(0, q_vector);
6424 }
6425 } else {
6426 ixgbe_intr(adapter->pdev->irq, netdev);
6427 }
9a799d71 6428 adapter->flags &= ~IXGBE_FLAG_IN_NETPOLL;
9a799d71
AK		 6429}
6430#endif
6431
0edc3527
SH		 6432static const struct net_device_ops ixgbe_netdev_ops = {
6433 .ndo_open = ixgbe_open,
6434 .ndo_stop = ixgbe_close,
00829823 6435 .ndo_start_xmit = ixgbe_xmit_frame,
09a3b1f8 6436 .ndo_select_queue = ixgbe_select_queue,
e90d400c 6437 .ndo_set_rx_mode = ixgbe_set_rx_mode,
0edc3527
SH		 6438 .ndo_set_multicast_list = ixgbe_set_rx_mode,
6439 .ndo_validate_addr = eth_validate_addr,
6440 .ndo_set_mac_address = ixgbe_set_mac,
6441 .ndo_change_mtu = ixgbe_change_mtu,
6442 .ndo_tx_timeout = ixgbe_tx_timeout,
6443 .ndo_vlan_rx_register = ixgbe_vlan_rx_register,
6444 .ndo_vlan_rx_add_vid = ixgbe_vlan_rx_add_vid,
6445 .ndo_vlan_rx_kill_vid = ixgbe_vlan_rx_kill_vid,
6b73e10d 6446 .ndo_do_ioctl = ixgbe_ioctl,
7f01648a
GR		 6447 .ndo_set_vf_mac = ixgbe_ndo_set_vf_mac,
6448 .ndo_set_vf_vlan = ixgbe_ndo_set_vf_vlan,
6449 .ndo_set_vf_tx_rate = ixgbe_ndo_set_vf_bw,
6450 .ndo_get_vf_config = ixgbe_ndo_get_vf_config,
0edc3527
SH		 6451#ifdef CONFIG_NET_POLL_CONTROLLER
6452 .ndo_poll_controller = ixgbe_netpoll,
6453#endif
332d4a7d
YZ		 6454#ifdef IXGBE_FCOE
6455 .ndo_fcoe_ddp_setup = ixgbe_fcoe_ddp_get,
6456 .ndo_fcoe_ddp_done = ixgbe_fcoe_ddp_put,
8450ff8c
YZ		 6457 .ndo_fcoe_enable = ixgbe_fcoe_enable,
6458 .ndo_fcoe_disable = ixgbe_fcoe_disable,
61a1fa10 6459 .ndo_fcoe_get_wwn = ixgbe_fcoe_get_wwn,
332d4a7d 6460#endif /* IXGBE_FCOE */
0edc3527
SH		 6461};
6462
1cdd1ec8
GR		 6463static void __devinit ixgbe_probe_vf(struct ixgbe_adapter *adapter,
6464 const struct ixgbe_info *ii)
6465{
6466#ifdef CONFIG_PCI_IOV
6467 struct ixgbe_hw *hw = &adapter->hw;
6468 int err;
6469
6470 if (hw->mac.type != ixgbe_mac_82599EB || !max_vfs)
6471 return;
6472
6473 /* The 82599 supports up to 64 VFs per physical function
6474 * but this implementation limits allocation to 63 so that
6475 * basic networking resources are still available to the
6476 * physical function
6477 */
6478 adapter->num_vfs = (max_vfs > 63) ? 63 : max_vfs;
6479 adapter->flags |= IXGBE_FLAG_SRIOV_ENABLED;
6480 err = pci_enable_sriov(adapter->pdev, adapter->num_vfs);
6481 if (err) {
396e799c 6482 e_err(probe, "Failed to enable PCI sriov: %d\n", err);
1cdd1ec8
GR		 6483 goto err_novfs;
6484 }
6485 /* If call to enable VFs succeeded then allocate memory
6486 * for per VF control structures.
6487 */
6488 adapter->vfinfo =
6489 kcalloc(adapter->num_vfs,
6490 sizeof(struct vf_data_storage), GFP_KERNEL);
6491 if (adapter->vfinfo) {
6492 /* Now that we're sure SR-IOV is enabled
6493 * and memory allocated set up the mailbox parameters
6494 */
6495 ixgbe_init_mbx_params_pf(hw);
6496 memcpy(&hw->mbx.ops, ii->mbx_ops,
6497 sizeof(hw->mbx.ops));
6498
6499 /* Disable RSC when in SR-IOV mode */
6500 adapter->flags2 &= ~(IXGBE_FLAG2_RSC_CAPABLE |
6501 IXGBE_FLAG2_RSC_ENABLED);
6502 return;
6503 }
6504
6505 /* Oh oh */
396e799c
ET		 6506 e_err(probe, "Unable to allocate memory for VF Data Storage - "
6507 "SRIOV disabled\n");
1cdd1ec8
GR		 6508 pci_disable_sriov(adapter->pdev);
6509
6510err_novfs:
6511 adapter->flags &= ~IXGBE_FLAG_SRIOV_ENABLED;
6512 adapter->num_vfs = 0;
6513#endif /* CONFIG_PCI_IOV */
6514}
6515
9a799d71
AK		 6516/**
6517 * ixgbe_probe - Device Initialization Routine
6518 * @pdev: PCI device information struct
6519 * @ent: entry in ixgbe_pci_tbl
6520 *
6521 * Returns 0 on success, negative on failure
6522 *
6523 * ixgbe_probe initializes an adapter identified by a pci_dev structure.
6524 * The OS initialization, configuring of the adapter private structure,
6525 * and a hardware reset occur.
6526 **/
6527static int __devinit ixgbe_probe(struct pci_dev *pdev,
b4617240 6528 const struct pci_device_id *ent)
9a799d71
AK		 6529{
6530 struct net_device *netdev;
6531 struct ixgbe_adapter *adapter = NULL;
6532 struct ixgbe_hw *hw;
6533 const struct ixgbe_info *ii = ixgbe_info_tbl[ent->driver_data];
9a799d71
AK		 6534 static int cards_found;
6535 int i, err, pci_using_dac;
c85a2618 6536 unsigned int indices = num_possible_cpus();
eacd73f7
YZ		 6537#ifdef IXGBE_FCOE
6538 u16 device_caps;
6539#endif
c44ade9e 6540 u32 part_num, eec;
9a799d71 6541
9ce77666 6542 err = pci_enable_device_mem(pdev);
9a799d71
AK		 6543 if (err)
6544 return err;
6545
1b507730
NN		 6546 if (!dma_set_mask(&pdev->dev, DMA_BIT_MASK(64)) &&
6547 !dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(64))) {
9a799d71
AK		 6548 pci_using_dac = 1;
6549 } else {
1b507730 6550 err = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32));
9a799d71 6551 if (err) {
1b507730
NN		 6552 err = dma_set_coherent_mask(&pdev->dev,
6553 DMA_BIT_MASK(32));
9a799d71 6554 if (err) {
b8bc0421
DC		 6555 dev_err(&pdev->dev,
6556 "No usable DMA configuration, aborting\n");
9a799d71
AK		 6557 goto err_dma;
6558 }
6559 }
6560 pci_using_dac = 0;
6561 }
6562
9ce77666 6563 err = pci_request_selected_regions(pdev, pci_select_bars(pdev,
6564 IORESOURCE_MEM), ixgbe_driver_name);
9a799d71 6565 if (err) {
b8bc0421
DC		 6566 dev_err(&pdev->dev,
6567 "pci_request_selected_regions failed 0x%x\n", err);
9a799d71
AK		 6568 goto err_pci_reg;
6569 }
6570
19d5afd4 6571 pci_enable_pcie_error_reporting(pdev);
6fabd715 6572
9a799d71 6573 pci_set_master(pdev);
fb3b27bc 6574 pci_save_state(pdev);
9a799d71 6575
c85a2618
JF		 6576 if (ii->mac == ixgbe_mac_82598EB)
6577 indices = min_t(unsigned int, indices, IXGBE_MAX_RSS_INDICES);
6578 else
6579 indices = min_t(unsigned int, indices, IXGBE_MAX_FDIR_INDICES);
6580
6581 indices = max_t(unsigned int, indices, IXGBE_MAX_DCB_INDICES);
6582#ifdef IXGBE_FCOE
6583 indices += min_t(unsigned int, num_possible_cpus(),
6584 IXGBE_MAX_FCOE_INDICES);
6585#endif
c85a2618 6586 netdev = alloc_etherdev_mq(sizeof(struct ixgbe_adapter), indices);
9a799d71
AK		 6587 if (!netdev) {
6588 err = -ENOMEM;
6589 goto err_alloc_etherdev;
6590 }
6591
9a799d71
AK		 6592 SET_NETDEV_DEV(netdev, &pdev->dev);
6593
6594 pci_set_drvdata(pdev, netdev);
6595 adapter = netdev_priv(netdev);
6596
6597 adapter->netdev = netdev;
6598 adapter->pdev = pdev;
6599 hw = &adapter->hw;
6600 hw->back = adapter;
6601 adapter->msg_enable = (1 << DEFAULT_DEBUG_LEVEL_SHIFT) - 1;
6602
05857980
JK		 6603 hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
6604 pci_resource_len(pdev, 0));
9a799d71
AK		 6605 if (!hw->hw_addr) {
6606 err = -EIO;
6607 goto err_ioremap;
6608 }
6609
6610 for (i = 1; i <= 5; i++) {
6611 if (pci_resource_len(pdev, i) == 0)
6612 continue;
6613 }
6614
0edc3527 6615 netdev->netdev_ops = &ixgbe_netdev_ops;
9a799d71 6616 ixgbe_set_ethtool_ops(netdev);
9a799d71 6617 netdev->watchdog_timeo = 5 * HZ;
9a799d71
AK		 6618 strcpy(netdev->name, pci_name(pdev));
6619
9a799d71
AK		 6620 adapter->bd_number = cards_found;
6621
9a799d71
AK		 6622 /* Setup hw api */
6623 memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops));
021230d4 6624 hw->mac.type = ii->mac;
9a799d71 6625
c44ade9e
JB		 6626 /* EEPROM */
6627 memcpy(&hw->eeprom.ops, ii->eeprom_ops, sizeof(hw->eeprom.ops));
6628 eec = IXGBE_READ_REG(hw, IXGBE_EEC);
6629 /* If EEPROM is valid (bit 8 = 1), use default otherwise use bit bang */
6630 if (!(eec & (1 << 8)))
6631 hw->eeprom.ops.read = &ixgbe_read_eeprom_bit_bang_generic;
6632
6633 /* PHY */
6634 memcpy(&hw->phy.ops, ii->phy_ops, sizeof(hw->phy.ops));
c4900be0 6635 hw->phy.sfp_type = ixgbe_sfp_type_unknown;
6b73e10d
BH		 6636 /* ixgbe_identify_phy_generic will set prtad and mmds properly */
6637 hw->phy.mdio.prtad = MDIO_PRTAD_NONE;
6638 hw->phy.mdio.mmds = 0;
6639 hw->phy.mdio.mode_support = MDIO_SUPPORTS_C45 | MDIO_EMULATE_C22;
6640 hw->phy.mdio.dev = netdev;
6641 hw->phy.mdio.mdio_read = ixgbe_mdio_read;
6642 hw->phy.mdio.mdio_write = ixgbe_mdio_write;
c4900be0
DS		 6643
6644 /* set up this timer and work struct before calling get_invariants
6645 * which might start the timer
6646 */
6647 init_timer(&adapter->sfp_timer);
6648 adapter->sfp_timer.function = &ixgbe_sfp_timer;
6649 adapter->sfp_timer.data = (unsigned long) adapter;
6650
6651 INIT_WORK(&adapter->sfp_task, ixgbe_sfp_task);
c44ade9e 6652
e8e26350
PW		 6653 /* multispeed fiber has its own tasklet, called from GPI SDP1 context */
6654 INIT_WORK(&adapter->multispeed_fiber_task, ixgbe_multispeed_fiber_task);
6655
6656 /* a new SFP+ module arrival, called from GPI SDP2 context */
6657 INIT_WORK(&adapter->sfp_config_module_task,
6658 ixgbe_sfp_config_module_task);
6659
8ca783ab 6660 ii->get_invariants(hw);
9a799d71
AK		 6661
6662 /* setup the private structure */
6663 err = ixgbe_sw_init(adapter);
6664 if (err)
6665 goto err_sw_init;
6666
e86bff0e
DS		 6667 /* Make it possible the adapter to be woken up via WOL */
6668 if (adapter->hw.mac.type == ixgbe_mac_82599EB)
6669 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
6670
bf069c97
DS		 6671 /*
6672 * If there is a fan on this device and it has failed log the
6673 * failure.
6674 */
6675 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
6676 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
6677 if (esdp & IXGBE_ESDP_SDP1)
396e799c 6678 e_crit(probe, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 6679 }
6680
c44ade9e 6681 /* reset_hw fills in the perm_addr as well */
119fc60a 6682 hw->phy.reset_if_overtemp = true;
c44ade9e 6683 err = hw->mac.ops.reset_hw(hw);
119fc60a 6684 hw->phy.reset_if_overtemp = false;
8ca783ab
DS		 6685 if (err == IXGBE_ERR_SFP_NOT_PRESENT &&
6686 hw->mac.type == ixgbe_mac_82598EB) {
6687 /*
6688 * Start a kernel thread to watch for a module to arrive.
6689 * Only do this for 82598, since 82599 will generate
6690 * interrupts on module arrival.
6691 */
6692 set_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
6693 mod_timer(&adapter->sfp_timer,
6694 round_jiffies(jiffies + (2 * HZ)));
6695 err = 0;
6696 } else if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
849c4542
ET		 6697 e_dev_err("failed to initialize because an unsupported SFP+ "
6698 "module type was detected.\n");
6699 e_dev_err("Reload the driver after installing a supported "
6700 "module.\n");
04f165ef
PW		 6701 goto err_sw_init;
6702 } else if (err) {
849c4542 6703 e_dev_err("HW Init failed: %d\n", err);
c44ade9e
JB		 6704 goto err_sw_init;
6705 }
6706
1cdd1ec8
GR		 6707 ixgbe_probe_vf(adapter, ii);
6708
396e799c 6709 netdev->features = NETIF_F_SG |
b4617240
PW		 6710 NETIF_F_IP_CSUM |
6711 NETIF_F_HW_VLAN_TX |
6712 NETIF_F_HW_VLAN_RX |
6713 NETIF_F_HW_VLAN_FILTER;
9a799d71 6714
e9990a9c 6715 netdev->features |= NETIF_F_IPV6_CSUM;
9a799d71 6716 netdev->features |= NETIF_F_TSO;
9a799d71 6717 netdev->features |= NETIF_F_TSO6;
78b6f4ce 6718 netdev->features |= NETIF_F_GRO;
ad31c402 6719
45a5ead0
JB		 6720 if (adapter->hw.mac.type == ixgbe_mac_82599EB)
6721 netdev->features |= NETIF_F_SCTP_CSUM;
6722
ad31c402
JK		 6723 netdev->vlan_features |= NETIF_F_TSO;
6724 netdev->vlan_features |= NETIF_F_TSO6;
22f32b7a 6725 netdev->vlan_features |= NETIF_F_IP_CSUM;
cd1da503 6726 netdev->vlan_features |= NETIF_F_IPV6_CSUM;
ad31c402
JK		 6727 netdev->vlan_features |= NETIF_F_SG;
6728
1cdd1ec8
GR		 6729 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
6730 adapter->flags &= ~(IXGBE_FLAG_RSS_ENABLED |
6731 IXGBE_FLAG_DCB_ENABLED);
2f90b865
AD		 6732 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED)
6733 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
6734
7a6b6f51 6735#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 6736 netdev->dcbnl_ops = &dcbnl_ops;
6737#endif
6738
eacd73f7 6739#ifdef IXGBE_FCOE
0d551589 6740 if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) {
eacd73f7
YZ		 6741 if (hw->mac.ops.get_device_caps) {
6742 hw->mac.ops.get_device_caps(hw, &device_caps);
0d551589
YZ		 6743 if (device_caps & IXGBE_DEVICE_CAPS_FCOE_OFFLOADS)
6744 adapter->flags &= ~IXGBE_FLAG_FCOE_CAPABLE;
eacd73f7
YZ		 6745 }
6746 }
5e09d7f6
YZ		 6747 if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) {
6748 netdev->vlan_features |= NETIF_F_FCOE_CRC;
6749 netdev->vlan_features |= NETIF_F_FSO;
6750 netdev->vlan_features |= NETIF_F_FCOE_MTU;
6751 }
eacd73f7 6752#endif /* IXGBE_FCOE */
9a799d71
AK		 6753 if (pci_using_dac)
6754 netdev->features |= NETIF_F_HIGHDMA;
6755
0c19d6af 6756 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)
f8212f97
AD		 6757 netdev->features |= NETIF_F_LRO;
6758
9a799d71 6759 /* make sure the EEPROM is good */
c44ade9e 6760 if (hw->eeprom.ops.validate_checksum(hw, NULL) < 0) {
849c4542 6761 e_dev_err("The EEPROM Checksum Is Not Valid\n");
9a799d71
AK		 6762 err = -EIO;
6763 goto err_eeprom;
6764 }
6765
6766 memcpy(netdev->dev_addr, hw->mac.perm_addr, netdev->addr_len);
6767 memcpy(netdev->perm_addr, hw->mac.perm_addr, netdev->addr_len);
6768
c44ade9e 6769 if (ixgbe_validate_mac_addr(netdev->perm_addr)) {
849c4542 6770 e_dev_err("invalid MAC address\n");
9a799d71
AK		 6771 err = -EIO;
6772 goto err_eeprom;
6773 }
6774
61fac744
PW		 6775 /* power down the optics */
6776 if (hw->phy.multispeed_fiber)
6777 hw->mac.ops.disable_tx_laser(hw);
6778
9a799d71
AK		 6779 init_timer(&adapter->watchdog_timer);
6780 adapter->watchdog_timer.function = &ixgbe_watchdog;
6781 adapter->watchdog_timer.data = (unsigned long)adapter;
6782
6783 INIT_WORK(&adapter->reset_task, ixgbe_reset_task);
cf8280ee 6784 INIT_WORK(&adapter->watchdog_task, ixgbe_watchdog_task);
9a799d71 6785
021230d4
AV		 6786 err = ixgbe_init_interrupt_scheme(adapter);
6787 if (err)
6788 goto err_sw_init;
9a799d71 6789
e8e26350
PW		 6790 switch (pdev->device) {
6791 case IXGBE_DEV_ID_82599_KX4:
495dce12
WJP		 6792 adapter->wol = (IXGBE_WUFC_MAG | IXGBE_WUFC_EX |
6793 IXGBE_WUFC_MC | IXGBE_WUFC_BC);
e8e26350
PW		 6794 break;
6795 default:
6796 adapter->wol = 0;
6797 break;
6798 }
e8e26350
PW		 6799 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
6800
04f165ef
PW		 6801 /* pick up the PCI bus settings for reporting later */
6802 hw->mac.ops.get_bus_info(hw);
6803
9a799d71 6804 /* print bus type/speed/width info */
849c4542 6805 e_dev_info("(PCI Express:%s:%s) %pM\n",
e8e26350
PW		 6806 ((hw->bus.speed == ixgbe_bus_speed_5000) ? "5.0Gb/s":
6807 (hw->bus.speed == ixgbe_bus_speed_2500) ? "2.5Gb/s":"Unknown"),
6808 ((hw->bus.width == ixgbe_bus_width_pcie_x8) ? "Width x8" :
6809 (hw->bus.width == ixgbe_bus_width_pcie_x4) ? "Width x4" :
6810 (hw->bus.width == ixgbe_bus_width_pcie_x1) ? "Width x1" :
b4617240 6811 "Unknown"),
7c510e4b 6812 netdev->dev_addr);
c44ade9e 6813 ixgbe_read_pba_num_generic(hw, &part_num);
e8e26350 6814 if (ixgbe_is_sfp(hw) && hw->phy.sfp_type != ixgbe_sfp_type_not_present)
849c4542
ET		 6815 e_dev_info("MAC: %d, PHY: %d, SFP+: %d, "
6816 "PBA No: %06x-%03x\n",
6817 hw->mac.type, hw->phy.type, hw->phy.sfp_type,
6818 (part_num >> 8), (part_num & 0xff));
e8e26350 6819 else
849c4542
ET		 6820 e_dev_info("MAC: %d, PHY: %d, PBA No: %06x-%03x\n",
6821 hw->mac.type, hw->phy.type,
6822 (part_num >> 8), (part_num & 0xff));
9a799d71 6823
e8e26350 6824 if (hw->bus.width <= ixgbe_bus_width_pcie_x4) {
849c4542
ET		 6825 e_dev_warn("PCI-Express bandwidth available for this card is "
6826 "not sufficient for optimal performance.\n");
6827 e_dev_warn("For optimal performance a x8 PCI-Express slot "
6828 "is required.\n");
0c254d86
AK		 6829 }
6830
34b0368c
PWJ		 6831 /* save off EEPROM version number */
6832 hw->eeprom.ops.read(hw, 0x29, &adapter->eeprom_version);
6833
9a799d71 6834 /* reset the hardware with the new settings */
794caeb2 6835 err = hw->mac.ops.start_hw(hw);
c44ade9e 6836
794caeb2
PWJ		 6837 if (err == IXGBE_ERR_EEPROM_VERSION) {
6838 /* We are running on a pre-production device, log a warning */
849c4542
ET		 6839 e_dev_warn("This device is a pre-production adapter/LOM. "
6840 "Please be aware there may be issues associated "
6841 "with your hardware. If you are experiencing "
6842 "problems please contact your Intel or hardware "
6843 "representative who provided you with this "
6844 "hardware.\n");
794caeb2 6845 }
9a799d71
AK		 6846 strcpy(netdev->name, "eth%d");
6847 err = register_netdev(netdev);
6848 if (err)
6849 goto err_register;
6850
54386467
JB		 6851 /* carrier off reporting is important to ethtool even BEFORE open */
6852 netif_carrier_off(netdev);
6853
c4cf55e5
PWJ		 6854 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
6855 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
6856 INIT_WORK(&adapter->fdir_reinit_task, ixgbe_fdir_reinit_task);
6857
119fc60a
MC		 6858 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
6859 INIT_WORK(&adapter->check_overtemp_task, ixgbe_check_overtemp_task);
5dd2d332 6860#ifdef CONFIG_IXGBE_DCA
652f093f 6861 if (dca_add_requester(&pdev->dev) == 0) {
bd0362dd 6862 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 6863 ixgbe_setup_dca(adapter);
6864 }
6865#endif
1cdd1ec8 6866 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
396e799c 6867 e_info(probe, "IOV is enabled with %d VFs\n", adapter->num_vfs);
1cdd1ec8
GR		 6868 for (i = 0; i < adapter->num_vfs; i++)
6869 ixgbe_vf_configuration(pdev, (i | 0x10000000));
6870 }
6871
0365e6e4
PW		 6872 /* add san mac addr to netdev */
6873 ixgbe_add_sanmac_netdev(netdev);
9a799d71 6874
849c4542 6875 e_dev_info("Intel(R) 10 Gigabit Network Connection\n");
9a799d71
AK		 6876 cards_found++;
6877 return 0;
6878
6879err_register:
5eba3699 6880 ixgbe_release_hw_control(adapter);
7a921c93 6881 ixgbe_clear_interrupt_scheme(adapter);
9a799d71
AK		 6882err_sw_init:
6883err_eeprom:
1cdd1ec8
GR		 6884 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
6885 ixgbe_disable_sriov(adapter);
c4900be0
DS		 6886 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
6887 del_timer_sync(&adapter->sfp_timer);
6888 cancel_work_sync(&adapter->sfp_task);
e8e26350
PW		 6889 cancel_work_sync(&adapter->multispeed_fiber_task);
6890 cancel_work_sync(&adapter->sfp_config_module_task);
9a799d71
AK		 6891 iounmap(hw->hw_addr);
6892err_ioremap:
6893 free_netdev(netdev);
6894err_alloc_etherdev:
9ce77666 6895 pci_release_selected_regions(pdev, pci_select_bars(pdev,
6896 IORESOURCE_MEM));
9a799d71
AK		 6897err_pci_reg:
6898err_dma:
6899 pci_disable_device(pdev);
6900 return err;
6901}
6902
6903/**
6904 * ixgbe_remove - Device Removal Routine
6905 * @pdev: PCI device information struct
6906 *
6907 * ixgbe_remove is called by the PCI subsystem to alert the driver
6908 * that it should release a PCI device. The could be caused by a
6909 * Hot-Plug event, or because the driver is going to be removed from
6910 * memory.
6911 **/
6912static void __devexit ixgbe_remove(struct pci_dev *pdev)
6913{
6914 struct net_device *netdev = pci_get_drvdata(pdev);
6915 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6916
6917 set_bit(__IXGBE_DOWN, &adapter->state);
c4900be0
DS		 6918 /* clear the module not found bit to make sure the worker won't
6919 * reschedule
6920 */
6921 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
9a799d71
AK		 6922 del_timer_sync(&adapter->watchdog_timer);
6923
c4900be0
DS		 6924 del_timer_sync(&adapter->sfp_timer);
6925 cancel_work_sync(&adapter->watchdog_task);
6926 cancel_work_sync(&adapter->sfp_task);
e8e26350
PW		 6927 cancel_work_sync(&adapter->multispeed_fiber_task);
6928 cancel_work_sync(&adapter->sfp_config_module_task);
c4cf55e5
PWJ		 6929 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
6930 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
6931 cancel_work_sync(&adapter->fdir_reinit_task);
9a799d71
AK		 6932 flush_scheduled_work();
6933
5dd2d332 6934#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 6935 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
6936 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
6937 dca_remove_requester(&pdev->dev);
6938 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
6939 }
6940
6941#endif
332d4a7d
YZ		 6942#ifdef IXGBE_FCOE
6943 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
6944 ixgbe_cleanup_fcoe(adapter);
6945
6946#endif /* IXGBE_FCOE */
0365e6e4
PW		 6947
6948 /* remove the added san mac */
6949 ixgbe_del_sanmac_netdev(netdev);
6950
c4900be0
DS		 6951 if (netdev->reg_state == NETREG_REGISTERED)
6952 unregister_netdev(netdev);
9a799d71 6953
1cdd1ec8
GR		 6954 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
6955 ixgbe_disable_sriov(adapter);
6956
7a921c93 6957 ixgbe_clear_interrupt_scheme(adapter);
5eba3699 6958
021230d4 6959 ixgbe_release_hw_control(adapter);
9a799d71
AK		 6960
6961 iounmap(adapter->hw.hw_addr);
9ce77666 6962 pci_release_selected_regions(pdev, pci_select_bars(pdev,
6963 IORESOURCE_MEM));
9a799d71 6964
849c4542 6965 e_dev_info("complete\n");
021230d4 6966
9a799d71
AK		 6967 free_netdev(netdev);
6968
19d5afd4 6969 pci_disable_pcie_error_reporting(pdev);
6fabd715 6970
9a799d71
AK		 6971 pci_disable_device(pdev);
6972}
6973
6974/**
6975 * ixgbe_io_error_detected - called when PCI error is detected
6976 * @pdev: Pointer to PCI device
6977 * @state: The current pci connection state
6978 *
6979 * This function is called after a PCI bus error affecting
6980 * this device has been detected.
6981 */
6982static pci_ers_result_t ixgbe_io_error_detected(struct pci_dev *pdev,
b4617240 6983 pci_channel_state_t state)
9a799d71
AK		 6984{
6985 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 6986 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 6987
6988 netif_device_detach(netdev);
6989
3044b8d1
BL		 6990 if (state == pci_channel_io_perm_failure)
6991 return PCI_ERS_RESULT_DISCONNECT;
6992
9a799d71
AK		 6993 if (netif_running(netdev))
6994 ixgbe_down(adapter);
6995 pci_disable_device(pdev);
6996
b4617240 6997 /* Request a slot reset. */
9a799d71
AK		 6998 return PCI_ERS_RESULT_NEED_RESET;
6999}
7000
7001/**
7002 * ixgbe_io_slot_reset - called after the pci bus has been reset.
7003 * @pdev: Pointer to PCI device
7004 *
7005 * Restart the card from scratch, as if from a cold-boot.
7006 */
7007static pci_ers_result_t ixgbe_io_slot_reset(struct pci_dev *pdev)
7008{
7009 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 7010 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6fabd715
PWJ		 7011 pci_ers_result_t result;
7012 int err;
9a799d71 7013
9ce77666 7014 if (pci_enable_device_mem(pdev)) {
396e799c 7015 e_err(probe, "Cannot re-enable PCI device after reset.\n");
6fabd715
PWJ		 7016 result = PCI_ERS_RESULT_DISCONNECT;
7017 } else {
7018 pci_set_master(pdev);
7019 pci_restore_state(pdev);
c0e1f68b 7020 pci_save_state(pdev);
9a799d71 7021
dd4d8ca6 7022 pci_wake_from_d3(pdev, false);
9a799d71 7023
6fabd715 7024 ixgbe_reset(adapter);
88512539 7025 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
6fabd715
PWJ		 7026 result = PCI_ERS_RESULT_RECOVERED;
7027 }
7028
7029 err = pci_cleanup_aer_uncorrect_error_status(pdev);
7030 if (err) {
849c4542
ET		 7031 e_dev_err("pci_cleanup_aer_uncorrect_error_status "
7032 "failed 0x%0x\n", err);
6fabd715
PWJ		 7033 /* non-fatal, continue */
7034 }
9a799d71 7035
6fabd715 7036 return result;
9a799d71
AK		 7037}
7038
7039/**
7040 * ixgbe_io_resume - called when traffic can start flowing again.
7041 * @pdev: Pointer to PCI device
7042 *
7043 * This callback is called when the error recovery driver tells us that
7044 * its OK to resume normal operation.
7045 */
7046static void ixgbe_io_resume(struct pci_dev *pdev)
7047{
7048 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 7049 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 7050
7051 if (netif_running(netdev)) {
7052 if (ixgbe_up(adapter)) {
396e799c 7053 e_info(probe, "ixgbe_up failed after reset\n");
9a799d71
AK		 7054 return;
7055 }
7056 }
7057
7058 netif_device_attach(netdev);
9a799d71
AK		 7059}
7060
7061static struct pci_error_handlers ixgbe_err_handler = {
7062 .error_detected = ixgbe_io_error_detected,
7063 .slot_reset = ixgbe_io_slot_reset,
7064 .resume = ixgbe_io_resume,
7065};
7066
7067static struct pci_driver ixgbe_driver = {
7068 .name = ixgbe_driver_name,
7069 .id_table = ixgbe_pci_tbl,
7070 .probe = ixgbe_probe,
7071 .remove = __devexit_p(ixgbe_remove),
7072#ifdef CONFIG_PM
7073 .suspend = ixgbe_suspend,
7074 .resume = ixgbe_resume,
7075#endif
7076 .shutdown = ixgbe_shutdown,
7077 .err_handler = &ixgbe_err_handler
7078};
7079
7080/**
7081 * ixgbe_init_module - Driver Registration Routine
7082 *
7083 * ixgbe_init_module is the first routine called when the driver is
7084 * loaded. All it does is register with the PCI subsystem.
7085 **/
7086static int __init ixgbe_init_module(void)
7087{
7088 int ret;
849c4542
ET		 7089 pr_info("%s - version %s\n", ixgbe_driver_string,
7090 ixgbe_driver_version);
7091 pr_info("%s\n", ixgbe_copyright);
9a799d71 7092
5dd2d332 7093#ifdef CONFIG_IXGBE_DCA
bd0362dd 7094 dca_register_notify(&dca_notifier);
bd0362dd 7095#endif
5dd2d332 7096
9a799d71
AK		 7097 ret = pci_register_driver(&ixgbe_driver);
7098 return ret;
7099}
b4617240 7100
9a799d71
AK		 7101module_init(ixgbe_init_module);
7102
7103/**
7104 * ixgbe_exit_module - Driver Exit Cleanup Routine
7105 *
7106 * ixgbe_exit_module is called just before the driver is removed
7107 * from memory.
7108 **/
7109static void __exit ixgbe_exit_module(void)
7110{
5dd2d332 7111#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 7112 dca_unregister_notify(&dca_notifier);
7113#endif
9a799d71
AK		 7114 pci_unregister_driver(&ixgbe_driver);
7115}
bd0362dd 7116
5dd2d332 7117#ifdef CONFIG_IXGBE_DCA
bd0362dd 7118static int ixgbe_notify_dca(struct notifier_block *nb, unsigned long event,
b4617240 7119 void *p)
bd0362dd
JC		 7120{
7121 int ret_val;
7122
7123 ret_val = driver_for_each_device(&ixgbe_driver.driver, NULL, &event,
b4617240 7124 __ixgbe_notify_dca);
bd0362dd
JC		 7125
7126 return ret_val ? NOTIFY_BAD : NOTIFY_DONE;
7127}
b453368d 7128
5dd2d332 7129#endif /* CONFIG_IXGBE_DCA */
849c4542 7130
b453368d 7131/**
849c4542 7132 * ixgbe_get_hw_dev return device
b453368d
AD		 7133 * used by hardware layer to print debugging information
7134 **/
849c4542 7135struct net_device *ixgbe_get_hw_dev(struct ixgbe_hw *hw)
b453368d
AD		 7136{
7137 struct ixgbe_adapter *adapter = hw->back;
849c4542 7138 return adapter->netdev;
b453368d 7139}
bd0362dd 7140
9a799d71
AK		 7141module_exit(ixgbe_exit_module);
7142
7143/* ixgbe_main.c */
Clone of davem's net-next-2.6 tree