]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/net/ixgbe/ixgbe_main.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ixgbe: fix dma mapping unbalance
[net-next-2.6.git] / drivers / net / ixgbe / ixgbe_main.c
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
b4617240 4 Copyright(c) 1999 - 2008 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
9a799d71
AK		 23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28#include <linux/types.h>
29#include <linux/module.h>
30#include <linux/pci.h>
31#include <linux/netdevice.h>
32#include <linux/vmalloc.h>
33#include <linux/string.h>
34#include <linux/in.h>
35#include <linux/ip.h>
36#include <linux/tcp.h>
37#include <linux/ipv6.h>
38#include <net/checksum.h>
39#include <net/ip6_checksum.h>
40#include <linux/ethtool.h>
41#include <linux/if_vlan.h>
42
43#include "ixgbe.h"
44#include "ixgbe_common.h"
45
46char ixgbe_driver_name[] = "ixgbe";
9c8eb720 47static const char ixgbe_driver_string[] =
b4617240 48 "Intel(R) 10 Gigabit PCI Express Network Driver";
9a799d71 49
51ac6445 50#define DRV_VERSION "1.3.30-k2"
9c8eb720 51const char ixgbe_driver_version[] = DRV_VERSION;
b4617240 52static char ixgbe_copyright[] = "Copyright (c) 1999-2007 Intel Corporation.";
9a799d71
AK		 53
54static const struct ixgbe_info *ixgbe_info_tbl[] = {
b4617240 55 [board_82598] = &ixgbe_82598_info,
9a799d71
AK		 56};
57
58/* ixgbe_pci_tbl - PCI Device ID Table
59 *
60 * Wildcard entries (PCI_ANY_ID) should come last
61 * Last entry must be all 0s
62 *
63 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
64 * Class, Class Mask, private data (not used) }
65 */
66static struct pci_device_id ixgbe_pci_tbl[] = {
67 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_DUAL_PORT),
3957d63d 68 board_82598 },
9a799d71 69 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_SINGLE_PORT),
3957d63d 70 board_82598 },
0befdb3e
JB		 71 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT),
72 board_82598 },
9a799d71 73 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_CX4),
3957d63d 74 board_82598 },
8d792cd9
JB		 75 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_CX4_DUAL_PORT),
76 board_82598 },
c4900be0
DS		 77 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_DA_DUAL_PORT),
78 board_82598 },
79 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM),
80 board_82598 },
b95f5fcb
JB		 81 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_XF_LR),
82 board_82598 },
c4900be0
DS		 83 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_SFP_LOM),
84 board_82598 },
9a799d71
AK		 85
86 /* required last entry */
87 {0, }
88};
89MODULE_DEVICE_TABLE(pci, ixgbe_pci_tbl);
90
5dd2d332 91#ifdef CONFIG_IXGBE_DCA
bd0362dd 92static int ixgbe_notify_dca(struct notifier_block *, unsigned long event,
b4617240 93 void *p);
bd0362dd
JC		 94static struct notifier_block dca_notifier = {
95 .notifier_call = ixgbe_notify_dca,
96 .next = NULL,
97 .priority = 0
98};
99#endif
100
9a799d71
AK		 101MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
102MODULE_DESCRIPTION("Intel(R) 10 Gigabit PCI Express Network Driver");
103MODULE_LICENSE("GPL");
104MODULE_VERSION(DRV_VERSION);
105
106#define DEFAULT_DEBUG_LEVEL_SHIFT 3
107
5eba3699
AV		 108static void ixgbe_release_hw_control(struct ixgbe_adapter *adapter)
109{
110 u32 ctrl_ext;
111
112 /* Let firmware take over control of h/w */
113 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
114 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
b4617240 115 ctrl_ext & ~IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699
AV		 116}
117
118static void ixgbe_get_hw_control(struct ixgbe_adapter *adapter)
119{
120 u32 ctrl_ext;
121
122 /* Let firmware know the driver has taken over */
123 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
124 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
b4617240 125 ctrl_ext | IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699 126}
9a799d71 127
9a799d71 128static void ixgbe_set_ivar(struct ixgbe_adapter *adapter, u16 int_alloc_entry,
b4617240 129 u8 msix_vector)
9a799d71
AK		 130{
131 u32 ivar, index;
132
133 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
134 index = (int_alloc_entry >> 2) & 0x1F;
135 ivar = IXGBE_READ_REG(&adapter->hw, IXGBE_IVAR(index));
136 ivar &= ~(0xFF << (8 * (int_alloc_entry & 0x3)));
137 ivar |= (msix_vector << (8 * (int_alloc_entry & 0x3)));
138 IXGBE_WRITE_REG(&adapter->hw, IXGBE_IVAR(index), ivar);
139}
140
141static void ixgbe_unmap_and_free_tx_resource(struct ixgbe_adapter *adapter,
b4617240
PW		 142 struct ixgbe_tx_buffer
143 *tx_buffer_info)
9a799d71
AK		 144{
145 if (tx_buffer_info->dma) {
e01c31a5 146 pci_unmap_page(adapter->pdev, tx_buffer_info->dma,
b4617240 147 tx_buffer_info->length, PCI_DMA_TODEVICE);
9a799d71
AK		 148 tx_buffer_info->dma = 0;
149 }
150 if (tx_buffer_info->skb) {
151 dev_kfree_skb_any(tx_buffer_info->skb);
152 tx_buffer_info->skb = NULL;
153 }
154 /* tx_buffer_info must be completely set up in the transmit path */
155}
156
157static inline bool ixgbe_check_tx_hang(struct ixgbe_adapter *adapter,
b4617240
PW		 158 struct ixgbe_ring *tx_ring,
159 unsigned int eop)
9a799d71 160{
e01c31a5
JB		 161 struct ixgbe_hw *hw = &adapter->hw;
162 u32 head, tail;
163
9a799d71 164 /* Detect a transmit hang in hardware, this serializes the
e01c31a5
JB		 165 * check with the clearing of time_stamp and movement of eop */
166 head = IXGBE_READ_REG(hw, tx_ring->head);
167 tail = IXGBE_READ_REG(hw, tx_ring->tail);
9a799d71 168 adapter->detect_tx_hung = false;
e01c31a5
JB		 169 if ((head != tail) &&
170 tx_ring->tx_buffer_info[eop].time_stamp &&
9a799d71
AK		 171 time_after(jiffies, tx_ring->tx_buffer_info[eop].time_stamp + HZ) &&
172 !(IXGBE_READ_REG(&adapter->hw, IXGBE_TFCS) & IXGBE_TFCS_TXOFF)) {
173 /* detected Tx unit hang */
e01c31a5
JB		 174 union ixgbe_adv_tx_desc *tx_desc;
175 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, eop);
9a799d71 176 DPRINTK(DRV, ERR, "Detected Tx Unit Hang\n"
e01c31a5
JB		 177 " Tx Queue <%d>\n"
178 " TDH, TDT <%x>, <%x>\n"
9a799d71
AK		 179 " next_to_use <%x>\n"
180 " next_to_clean <%x>\n"
181 "tx_buffer_info[next_to_clean]\n"
182 " time_stamp <%lx>\n"
e01c31a5
JB		 183 " jiffies <%lx>\n",
184 tx_ring->queue_index,
185 head, tail,
186 tx_ring->next_to_use, eop,
187 tx_ring->tx_buffer_info[eop].time_stamp, jiffies);
9a799d71
AK		 188 return true;
189 }
190
191 return false;
192}
193
b4617240
PW		 194#define IXGBE_MAX_TXD_PWR 14
195#define IXGBE_MAX_DATA_PER_TXD (1 << IXGBE_MAX_TXD_PWR)
e092be60
AV		 196
197/* Tx Descriptors needed, worst case */
198#define TXD_USE_COUNT(S) (((S) >> IXGBE_MAX_TXD_PWR) + \
199 (((S) & (IXGBE_MAX_DATA_PER_TXD - 1)) ? 1 : 0))
200#define DESC_NEEDED (TXD_USE_COUNT(IXGBE_MAX_DATA_PER_TXD) /* skb->data */ + \
b4617240 201 MAX_SKB_FRAGS * TXD_USE_COUNT(PAGE_SIZE) + 1) /* for context */
e092be60 202
e01c31a5
JB		 203#define GET_TX_HEAD_FROM_RING(ring) (\
204 *(volatile u32 *) \
205 ((union ixgbe_adv_tx_desc *)(ring)->desc + (ring)->count))
206static void ixgbe_tx_timeout(struct net_device *netdev);
207
9a799d71
AK		 208/**
209 * ixgbe_clean_tx_irq - Reclaim resources after transmit completes
210 * @adapter: board private structure
e01c31a5 211 * @tx_ring: tx ring to clean
9a799d71
AK		 212 **/
213static bool ixgbe_clean_tx_irq(struct ixgbe_adapter *adapter,
e01c31a5 214 struct ixgbe_ring *tx_ring)
9a799d71 215{
e01c31a5 216 union ixgbe_adv_tx_desc *tx_desc;
9a799d71 217 struct ixgbe_tx_buffer *tx_buffer_info;
e01c31a5
JB		 218 struct net_device *netdev = adapter->netdev;
219 struct sk_buff *skb;
220 unsigned int i;
221 u32 head, oldhead;
222 unsigned int count = 0;
223 unsigned int total_bytes = 0, total_packets = 0;
9a799d71 224
e01c31a5
JB		 225 rmb();
226 head = GET_TX_HEAD_FROM_RING(tx_ring);
227 head = le32_to_cpu(head);
9a799d71 228 i = tx_ring->next_to_clean;
e01c31a5
JB		 229 while (1) {
230 while (i != head) {
9a799d71
AK		 231 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i);
232 tx_buffer_info = &tx_ring->tx_buffer_info[i];
e01c31a5 233 skb = tx_buffer_info->skb;
9a799d71 234
e01c31a5 235 if (skb) {
e092be60 236 unsigned int segs, bytecount;
e01c31a5
JB		 237
238 /* gso_segs is currently only valid for tcp */
e092be60
AV		 239 segs = skb_shinfo(skb)->gso_segs ?: 1;
240 /* multiply data chunks by size of headers */
241 bytecount = ((segs - 1) * skb_headlen(skb)) +
e01c31a5
JB		 242 skb->len;
243 total_packets += segs;
244 total_bytes += bytecount;
e092be60 245 }
e01c31a5 246
9a799d71 247 ixgbe_unmap_and_free_tx_resource(adapter,
e01c31a5 248 tx_buffer_info);
9a799d71
AK		 249
250 i++;
251 if (i == tx_ring->count)
252 i = 0;
9a799d71 253
e01c31a5
JB		 254 count++;
255 if (count == tx_ring->count)
256 goto done_cleaning;
257 }
258 oldhead = head;
259 rmb();
260 head = GET_TX_HEAD_FROM_RING(tx_ring);
261 head = le32_to_cpu(head);
262 if (head == oldhead)
263 goto done_cleaning;
264 } /* while (1) */
265
266done_cleaning:
9a799d71
AK		 267 tx_ring->next_to_clean = i;
268
e092be60 269#define TX_WAKE_THRESHOLD (DESC_NEEDED * 2)
e01c31a5
JB		 270 if (unlikely(count && netif_carrier_ok(netdev) &&
271 (IXGBE_DESC_UNUSED(tx_ring) >= TX_WAKE_THRESHOLD))) {
e092be60
AV		 272 /* Make sure that anybody stopping the queue after this
273 * sees the new next_to_clean.
274 */
275 smp_mb();
30eba97a
AV		 276 if (__netif_subqueue_stopped(netdev, tx_ring->queue_index) &&
277 !test_bit(__IXGBE_DOWN, &adapter->state)) {
278 netif_wake_subqueue(netdev, tx_ring->queue_index);
e01c31a5 279 ++adapter->restart_queue;
30eba97a 280 }
e092be60 281 }
9a799d71 282
e01c31a5
JB		 283 if (adapter->detect_tx_hung) {
284 if (ixgbe_check_tx_hang(adapter, tx_ring, i)) {
285 /* schedule immediate reset if we believe we hung */
286 DPRINTK(PROBE, INFO,
287 "tx hang %d detected, resetting adapter\n",
288 adapter->tx_timeout_count + 1);
289 ixgbe_tx_timeout(adapter->netdev);
290 }
291 }
9a799d71 292
e01c31a5
JB		 293 /* re-arm the interrupt */
294 if ((total_packets >= tx_ring->work_limit) ||
295 (count == tx_ring->count))
296 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, tx_ring->v_idx);
9a799d71 297
e01c31a5
JB		 298 tx_ring->total_bytes += total_bytes;
299 tx_ring->total_packets += total_packets;
300 tx_ring->stats.bytes += total_bytes;
301 tx_ring->stats.packets += total_packets;
302 adapter->net_stats.tx_bytes += total_bytes;
303 adapter->net_stats.tx_packets += total_packets;
304 return (total_packets ? true : false);
9a799d71
AK		 305}
306
5dd2d332 307#ifdef CONFIG_IXGBE_DCA
bd0362dd 308static void ixgbe_update_rx_dca(struct ixgbe_adapter *adapter,
b4617240 309 struct ixgbe_ring *rx_ring)
bd0362dd
JC		 310{
311 u32 rxctrl;
312 int cpu = get_cpu();
3a581073 313 int q = rx_ring - adapter->rx_ring;
bd0362dd 314
3a581073 315 if (rx_ring->cpu != cpu) {
bd0362dd
JC		 316 rxctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q));
317 rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK;
96b0e0f6 318 rxctrl |= dca3_get_tag(&adapter->pdev->dev, cpu);
bd0362dd
JC		 319 rxctrl |= IXGBE_DCA_RXCTRL_DESC_DCA_EN;
320 rxctrl |= IXGBE_DCA_RXCTRL_HEAD_DCA_EN;
321 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q), rxctrl);
3a581073 322 rx_ring->cpu = cpu;
bd0362dd
JC		 323 }
324 put_cpu();
325}
326
327static void ixgbe_update_tx_dca(struct ixgbe_adapter *adapter,
b4617240 328 struct ixgbe_ring *tx_ring)
bd0362dd
JC		 329{
330 u32 txctrl;
331 int cpu = get_cpu();
3a581073 332 int q = tx_ring - adapter->tx_ring;
bd0362dd 333
3a581073 334 if (tx_ring->cpu != cpu) {
bd0362dd
JC		 335 txctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_DCA_TXCTRL(q));
336 txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK;
96b0e0f6 337 txctrl |= dca3_get_tag(&adapter->pdev->dev, cpu);
bd0362dd
JC		 338 txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN;
339 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_TXCTRL(q), txctrl);
3a581073 340 tx_ring->cpu = cpu;
bd0362dd
JC		 341 }
342 put_cpu();
343}
344
345static void ixgbe_setup_dca(struct ixgbe_adapter *adapter)
346{
347 int i;
348
349 if (!(adapter->flags & IXGBE_FLAG_DCA_ENABLED))
350 return;
351
352 for (i = 0; i < adapter->num_tx_queues; i++) {
353 adapter->tx_ring[i].cpu = -1;
354 ixgbe_update_tx_dca(adapter, &adapter->tx_ring[i]);
355 }
356 for (i = 0; i < adapter->num_rx_queues; i++) {
357 adapter->rx_ring[i].cpu = -1;
358 ixgbe_update_rx_dca(adapter, &adapter->rx_ring[i]);
359 }
360}
361
362static int __ixgbe_notify_dca(struct device *dev, void *data)
363{
364 struct net_device *netdev = dev_get_drvdata(dev);
365 struct ixgbe_adapter *adapter = netdev_priv(netdev);
366 unsigned long event = *(unsigned long *)data;
367
368 switch (event) {
369 case DCA_PROVIDER_ADD:
96b0e0f6
JB		 370 /* if we're already enabled, don't do it again */
371 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
372 break;
bd0362dd
JC		 373 /* Always use CB2 mode, difference is masked
374 * in the CB driver. */
375 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 2);
652f093f 376 if (dca_add_requester(dev) == 0) {
96b0e0f6 377 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 378 ixgbe_setup_dca(adapter);
379 break;
380 }
381 /* Fall Through since DCA is disabled. */
382 case DCA_PROVIDER_REMOVE:
383 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
384 dca_remove_requester(dev);
385 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
386 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
387 }
388 break;
389 }
390
652f093f 391 return 0;
bd0362dd
JC		 392}
393
5dd2d332 394#endif /* CONFIG_IXGBE_DCA */
9a799d71
AK		 395/**
396 * ixgbe_receive_skb - Send a completed packet up the stack
397 * @adapter: board private structure
398 * @skb: packet to send up
177db6ff
MC		 399 * @status: hardware indication of status of receive
400 * @rx_ring: rx descriptor ring (for a specific queue) to setup
401 * @rx_desc: rx descriptor
9a799d71
AK		 402 **/
403static void ixgbe_receive_skb(struct ixgbe_adapter *adapter,
b4617240
PW		 404 struct sk_buff *skb, u8 status,
405 struct ixgbe_ring *ring,
177db6ff 406 union ixgbe_adv_rx_desc *rx_desc)
9a799d71 407{
177db6ff
MC		 408 bool is_vlan = (status & IXGBE_RXD_STAT_VP);
409 u16 tag = le16_to_cpu(rx_desc->wb.upper.vlan);
9a799d71 410
177db6ff
MC		 411 if (adapter->netdev->features & NETIF_F_LRO &&
412 skb->ip_summed == CHECKSUM_UNNECESSARY) {
2f90b865 413 if (adapter->vlgrp && is_vlan && (tag != 0))
177db6ff
MC		 414 lro_vlan_hwaccel_receive_skb(&ring->lro_mgr, skb,
415 adapter->vlgrp, tag,
416 rx_desc);
9a799d71 417 else
177db6ff
MC		 418 lro_receive_skb(&ring->lro_mgr, skb, rx_desc);
419 ring->lro_used = true;
420 } else {
421 if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL)) {
2f90b865 422 if (adapter->vlgrp && is_vlan && (tag != 0))
177db6ff
MC		 423 vlan_hwaccel_receive_skb(skb, adapter->vlgrp, tag);
424 else
425 netif_receive_skb(skb);
426 } else {
2f90b865 427 if (adapter->vlgrp && is_vlan && (tag != 0))
177db6ff
MC		 428 vlan_hwaccel_rx(skb, adapter->vlgrp, tag);
429 else
430 netif_rx(skb);
431 }
9a799d71
AK		 432 }
433}
434
e59bd25d
AV		 435/**
436 * ixgbe_rx_checksum - indicate in skb if hw indicated a good cksum
437 * @adapter: address of board private structure
438 * @status_err: hardware indication of status of receive
439 * @skb: skb currently being received and modified
440 **/
9a799d71 441static inline void ixgbe_rx_checksum(struct ixgbe_adapter *adapter,
712744be 442 u32 status_err, struct sk_buff *skb)
9a799d71
AK		 443{
444 skb->ip_summed = CHECKSUM_NONE;
445
712744be
JB		 446 /* Rx csum disabled */
447 if (!(adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED))
9a799d71 448 return;
e59bd25d
AV		 449
450 /* if IP and error */
451 if ((status_err & IXGBE_RXD_STAT_IPCS) &&
452 (status_err & IXGBE_RXDADV_ERR_IPE)) {
9a799d71
AK		 453 adapter->hw_csum_rx_error++;
454 return;
455 }
e59bd25d
AV		 456
457 if (!(status_err & IXGBE_RXD_STAT_L4CS))
458 return;
459
460 if (status_err & IXGBE_RXDADV_ERR_TCPE) {
461 adapter->hw_csum_rx_error++;
462 return;
463 }
464
9a799d71 465 /* It must be a TCP or UDP packet with a valid checksum */
e59bd25d 466 skb->ip_summed = CHECKSUM_UNNECESSARY;
9a799d71
AK		 467 adapter->hw_csum_rx_good++;
468}
469
470/**
471 * ixgbe_alloc_rx_buffers - Replace used receive buffers; packet split
472 * @adapter: address of board private structure
473 **/
474static void ixgbe_alloc_rx_buffers(struct ixgbe_adapter *adapter,
7c6e0a43
JB		 475 struct ixgbe_ring *rx_ring,
476 int cleaned_count)
9a799d71 477{
9a799d71
AK		 478 struct pci_dev *pdev = adapter->pdev;
479 union ixgbe_adv_rx_desc *rx_desc;
3a581073 480 struct ixgbe_rx_buffer *bi;
9a799d71 481 unsigned int i;
9a799d71
AK		 482
483 i = rx_ring->next_to_use;
3a581073 484 bi = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 485
486 while (cleaned_count--) {
487 rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i);
488
762f4c57 489 if (!bi->page_dma &&
3a581073 490 (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED)) {
3a581073 491 if (!bi->page) {
762f4c57
JB		 492 bi->page = alloc_page(GFP_ATOMIC);
493 if (!bi->page) {
494 adapter->alloc_rx_page_failed++;
495 goto no_buffers;
496 }
497 bi->page_offset = 0;
498 } else {
499 /* use a half page if we're re-using */
500 bi->page_offset ^= (PAGE_SIZE / 2);
9a799d71 501 }
762f4c57
JB		 502
503 bi->page_dma = pci_map_page(pdev, bi->page,
504 bi->page_offset,
505 (PAGE_SIZE / 2),
506 PCI_DMA_FROMDEVICE);
9a799d71
AK		 507 }
508
3a581073 509 if (!bi->skb) {
5ecc3614
JB		 510 struct sk_buff *skb;
511 skb = netdev_alloc_skb(adapter->netdev,
512 (rx_ring->rx_buf_len +
513 NET_IP_ALIGN));
9a799d71
AK		 514
515 if (!skb) {
516 adapter->alloc_rx_buff_failed++;
517 goto no_buffers;
518 }
519
520 /*
521 * Make buffer alignment 2 beyond a 16 byte boundary
522 * this will result in a 16 byte aligned IP header after
523 * the 14 byte MAC header is removed
524 */
525 skb_reserve(skb, NET_IP_ALIGN);
526
3a581073 527 bi->skb = skb;
5ecc3614
JB		 528 bi->dma = pci_map_single(pdev, skb->data,
529 rx_ring->rx_buf_len,
3a581073 530 PCI_DMA_FROMDEVICE);
9a799d71
AK		 531 }
532 /* Refresh the desc even if buffer_addrs didn't change because
533 * each write-back erases this info. */
534 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
3a581073
JB		 535 rx_desc->read.pkt_addr = cpu_to_le64(bi->page_dma);
536 rx_desc->read.hdr_addr = cpu_to_le64(bi->dma);
9a799d71 537 } else {
3a581073 538 rx_desc->read.pkt_addr = cpu_to_le64(bi->dma);
9a799d71
AK		 539 }
540
541 i++;
542 if (i == rx_ring->count)
543 i = 0;
3a581073 544 bi = &rx_ring->rx_buffer_info[i];
9a799d71 545 }
7c6e0a43 546
9a799d71
AK		 547no_buffers:
548 if (rx_ring->next_to_use != i) {
549 rx_ring->next_to_use = i;
550 if (i-- == 0)
551 i = (rx_ring->count - 1);
552
553 /*
554 * Force memory writes to complete before letting h/w
555 * know there are new descriptors to fetch. (Only
556 * applicable for weak-ordered memory model archs,
557 * such as IA-64).
558 */
559 wmb();
560 writel(i, adapter->hw.hw_addr + rx_ring->tail);
561 }
562}
563
7c6e0a43
JB		 564static inline u16 ixgbe_get_hdr_info(union ixgbe_adv_rx_desc *rx_desc)
565{
566 return rx_desc->wb.lower.lo_dword.hs_rss.hdr_info;
567}
568
569static inline u16 ixgbe_get_pkt_info(union ixgbe_adv_rx_desc *rx_desc)
570{
571 return rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
572}
573
9a799d71 574static bool ixgbe_clean_rx_irq(struct ixgbe_adapter *adapter,
b4617240
PW		 575 struct ixgbe_ring *rx_ring,
576 int *work_done, int work_to_do)
9a799d71 577{
9a799d71
AK		 578 struct pci_dev *pdev = adapter->pdev;
579 union ixgbe_adv_rx_desc *rx_desc, *next_rxd;
580 struct ixgbe_rx_buffer *rx_buffer_info, *next_buffer;
581 struct sk_buff *skb;
582 unsigned int i;
7c6e0a43 583 u32 len, staterr;
177db6ff
MC		 584 u16 hdr_info;
585 bool cleaned = false;
9a799d71 586 int cleaned_count = 0;
d2f4fbe2 587 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
9a799d71
AK		 588
589 i = rx_ring->next_to_clean;
9a799d71
AK		 590 rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i);
591 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
592 rx_buffer_info = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 593
594 while (staterr & IXGBE_RXD_STAT_DD) {
7c6e0a43 595 u32 upper_len = 0;
9a799d71
AK		 596 if (*work_done >= work_to_do)
597 break;
598 (*work_done)++;
599
600 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
7c6e0a43
JB		 601 hdr_info = le16_to_cpu(ixgbe_get_hdr_info(rx_desc));
602 len = (hdr_info & IXGBE_RXDADV_HDRBUFLEN_MASK) >>
762f4c57 603 IXGBE_RXDADV_HDRBUFLEN_SHIFT;
9a799d71
AK		 604 if (hdr_info & IXGBE_RXDADV_SPH)
605 adapter->rx_hdr_split++;
606 if (len > IXGBE_RX_HDR_SIZE)
607 len = IXGBE_RX_HDR_SIZE;
608 upper_len = le16_to_cpu(rx_desc->wb.upper.length);
7c6e0a43 609 } else {
9a799d71 610 len = le16_to_cpu(rx_desc->wb.upper.length);
7c6e0a43 611 }
9a799d71
AK		 612
613 cleaned = true;
614 skb = rx_buffer_info->skb;
615 prefetch(skb->data - NET_IP_ALIGN);
616 rx_buffer_info->skb = NULL;
617
618 if (len && !skb_shinfo(skb)->nr_frags) {
619 pci_unmap_single(pdev, rx_buffer_info->dma,
5ecc3614 620 rx_ring->rx_buf_len,
b4617240 621 PCI_DMA_FROMDEVICE);
9a799d71
AK		 622 skb_put(skb, len);
623 }
624
625 if (upper_len) {
626 pci_unmap_page(pdev, rx_buffer_info->page_dma,
762f4c57 627 PAGE_SIZE / 2, PCI_DMA_FROMDEVICE);
9a799d71
AK		 628 rx_buffer_info->page_dma = 0;
629 skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags,
762f4c57
JB		 630 rx_buffer_info->page,
631 rx_buffer_info->page_offset,
632 upper_len);
633
634 if ((rx_ring->rx_buf_len > (PAGE_SIZE / 2)) ||
635 (page_count(rx_buffer_info->page) != 1))
636 rx_buffer_info->page = NULL;
637 else
638 get_page(rx_buffer_info->page);
9a799d71
AK		 639
640 skb->len += upper_len;
641 skb->data_len += upper_len;
642 skb->truesize += upper_len;
643 }
644
645 i++;
646 if (i == rx_ring->count)
647 i = 0;
648 next_buffer = &rx_ring->rx_buffer_info[i];
649
650 next_rxd = IXGBE_RX_DESC_ADV(*rx_ring, i);
651 prefetch(next_rxd);
652
653 cleaned_count++;
654 if (staterr & IXGBE_RXD_STAT_EOP) {
655 rx_ring->stats.packets++;
656 rx_ring->stats.bytes += skb->len;
657 } else {
658 rx_buffer_info->skb = next_buffer->skb;
659 rx_buffer_info->dma = next_buffer->dma;
660 next_buffer->skb = skb;
762f4c57 661 next_buffer->dma = 0;
9a799d71
AK		 662 adapter->non_eop_descs++;
663 goto next_desc;
664 }
665
666 if (staterr & IXGBE_RXDADV_ERR_FRAME_ERR_MASK) {
667 dev_kfree_skb_irq(skb);
668 goto next_desc;
669 }
670
671 ixgbe_rx_checksum(adapter, staterr, skb);
d2f4fbe2
AV		 672
673 /* probably a little skewed due to removing CRC */
674 total_rx_bytes += skb->len;
675 total_rx_packets++;
676
74ce8dd2 677 skb->protocol = eth_type_trans(skb, adapter->netdev);
177db6ff 678 ixgbe_receive_skb(adapter, skb, staterr, rx_ring, rx_desc);
9a799d71
AK		 679
680next_desc:
681 rx_desc->wb.upper.status_error = 0;
682
683 /* return some buffers to hardware, one at a time is too slow */
684 if (cleaned_count >= IXGBE_RX_BUFFER_WRITE) {
685 ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count);
686 cleaned_count = 0;
687 }
688
689 /* use prefetched values */
690 rx_desc = next_rxd;
691 rx_buffer_info = next_buffer;
692
693 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
177db6ff
MC		 694 }
695
696 if (rx_ring->lro_used) {
697 lro_flush_all(&rx_ring->lro_mgr);
698 rx_ring->lro_used = false;
9a799d71
AK		 699 }
700
701 rx_ring->next_to_clean = i;
702 cleaned_count = IXGBE_DESC_UNUSED(rx_ring);
703
704 if (cleaned_count)
705 ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count);
706
f494e8fa
AV		 707 rx_ring->total_packets += total_rx_packets;
708 rx_ring->total_bytes += total_rx_bytes;
709 adapter->net_stats.rx_bytes += total_rx_bytes;
710 adapter->net_stats.rx_packets += total_rx_packets;
711
9a799d71
AK		 712 return cleaned;
713}
714
021230d4 715static int ixgbe_clean_rxonly(struct napi_struct *, int);
9a799d71
AK		 716/**
717 * ixgbe_configure_msix - Configure MSI-X hardware
718 * @adapter: board private structure
719 *
720 * ixgbe_configure_msix sets up the hardware to properly generate MSI-X
721 * interrupts.
722 **/
723static void ixgbe_configure_msix(struct ixgbe_adapter *adapter)
724{
021230d4
AV		 725 struct ixgbe_q_vector *q_vector;
726 int i, j, q_vectors, v_idx, r_idx;
727 u32 mask;
9a799d71 728
021230d4 729 q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
9a799d71 730
021230d4
AV		 731 /* Populate the IVAR table and set the ITR values to the
732 * corresponding register.
733 */
734 for (v_idx = 0; v_idx < q_vectors; v_idx++) {
735 q_vector = &adapter->q_vector[v_idx];
736 /* XXX for_each_bit(...) */
737 r_idx = find_first_bit(q_vector->rxr_idx,
b4617240 738 adapter->num_rx_queues);
021230d4
AV		 739
740 for (i = 0; i < q_vector->rxr_count; i++) {
741 j = adapter->rx_ring[r_idx].reg_idx;
742 ixgbe_set_ivar(adapter, IXGBE_IVAR_RX_QUEUE(j), v_idx);
743 r_idx = find_next_bit(q_vector->rxr_idx,
b4617240
PW		 744 adapter->num_rx_queues,
745 r_idx + 1);
021230d4
AV		 746 }
747 r_idx = find_first_bit(q_vector->txr_idx,
b4617240 748 adapter->num_tx_queues);
021230d4
AV		 749
750 for (i = 0; i < q_vector->txr_count; i++) {
751 j = adapter->tx_ring[r_idx].reg_idx;
752 ixgbe_set_ivar(adapter, IXGBE_IVAR_TX_QUEUE(j), v_idx);
753 r_idx = find_next_bit(q_vector->txr_idx,
b4617240
PW		 754 adapter->num_tx_queues,
755 r_idx + 1);
021230d4
AV		 756 }
757
30efa5a3 758 /* if this is a tx only vector halve the interrupt rate */
021230d4 759 if (q_vector->txr_count && !q_vector->rxr_count)
30efa5a3 760 q_vector->eitr = (adapter->eitr_param >> 1);
021230d4 761 else
30efa5a3
JB		 762 /* rx only */
763 q_vector->eitr = adapter->eitr_param;
021230d4
AV		 764
765 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx),
b4617240 766 EITR_INTS_PER_SEC_TO_REG(q_vector->eitr));
9a799d71
AK		 767 }
768
021230d4
AV		 769 ixgbe_set_ivar(adapter, IXGBE_IVAR_OTHER_CAUSES_INDEX, v_idx);
770 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx), 1950);
771
41fb9248 772 /* set up to autoclear timer, and the vectors */
021230d4 773 mask = IXGBE_EIMS_ENABLE_MASK;
41fb9248 774 mask &= ~(IXGBE_EIMS_OTHER | IXGBE_EIMS_LSC);
021230d4 775 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIAC, mask);
9a799d71
AK		 776}
777
f494e8fa
AV		 778enum latency_range {
779 lowest_latency = 0,
780 low_latency = 1,
781 bulk_latency = 2,
782 latency_invalid = 255
783};
784
785/**
786 * ixgbe_update_itr - update the dynamic ITR value based on statistics
787 * @adapter: pointer to adapter
788 * @eitr: eitr setting (ints per sec) to give last timeslice
789 * @itr_setting: current throttle rate in ints/second
790 * @packets: the number of packets during this measurement interval
791 * @bytes: the number of bytes during this measurement interval
792 *
793 * Stores a new ITR value based on packets and byte
794 * counts during the last interrupt. The advantage of per interrupt
795 * computation is faster updates and more accurate ITR for the current
796 * traffic pattern. Constants in this function were computed
797 * based on theoretical maximum wire speed and thresholds were set based
798 * on testing data as well as attempting to minimize response time
799 * while increasing bulk throughput.
800 * this functionality is controlled by the InterruptThrottleRate module
801 * parameter (see ixgbe_param.c)
802 **/
803static u8 ixgbe_update_itr(struct ixgbe_adapter *adapter,
b4617240
PW		 804 u32 eitr, u8 itr_setting,
805 int packets, int bytes)
f494e8fa
AV		 806{
807 unsigned int retval = itr_setting;
808 u32 timepassed_us;
809 u64 bytes_perint;
810
811 if (packets == 0)
812 goto update_itr_done;
813
814
815 /* simple throttlerate management
816 * 0-20MB/s lowest (100000 ints/s)
817 * 20-100MB/s low (20000 ints/s)
818 * 100-1249MB/s bulk (8000 ints/s)
819 */
820 /* what was last interrupt timeslice? */
821 timepassed_us = 1000000/eitr;
822 bytes_perint = bytes / timepassed_us; /* bytes/usec */
823
824 switch (itr_setting) {
825 case lowest_latency:
826 if (bytes_perint > adapter->eitr_low)
827 retval = low_latency;
828 break;
829 case low_latency:
830 if (bytes_perint > adapter->eitr_high)
831 retval = bulk_latency;
832 else if (bytes_perint <= adapter->eitr_low)
833 retval = lowest_latency;
834 break;
835 case bulk_latency:
836 if (bytes_perint <= adapter->eitr_high)
837 retval = low_latency;
838 break;
839 }
840
841update_itr_done:
842 return retval;
843}
844
845static void ixgbe_set_itr_msix(struct ixgbe_q_vector *q_vector)
846{
847 struct ixgbe_adapter *adapter = q_vector->adapter;
848 struct ixgbe_hw *hw = &adapter->hw;
849 u32 new_itr;
850 u8 current_itr, ret_itr;
851 int i, r_idx, v_idx = ((void *)q_vector - (void *)(adapter->q_vector)) /
b4617240 852 sizeof(struct ixgbe_q_vector);
f494e8fa
AV		 853 struct ixgbe_ring *rx_ring, *tx_ring;
854
855 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
856 for (i = 0; i < q_vector->txr_count; i++) {
857 tx_ring = &(adapter->tx_ring[r_idx]);
858 ret_itr = ixgbe_update_itr(adapter, q_vector->eitr,
b4617240
PW		 859 q_vector->tx_itr,
860 tx_ring->total_packets,
861 tx_ring->total_bytes);
f494e8fa
AV		 862 /* if the result for this queue would decrease interrupt
863 * rate for this vector then use that result */
30efa5a3 864 q_vector->tx_itr = ((q_vector->tx_itr > ret_itr) ?
b4617240 865 q_vector->tx_itr - 1 : ret_itr);
f494e8fa 866 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
b4617240 867 r_idx + 1);
f494e8fa
AV		 868 }
869
870 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
871 for (i = 0; i < q_vector->rxr_count; i++) {
872 rx_ring = &(adapter->rx_ring[r_idx]);
873 ret_itr = ixgbe_update_itr(adapter, q_vector->eitr,
b4617240
PW		 874 q_vector->rx_itr,
875 rx_ring->total_packets,
876 rx_ring->total_bytes);
f494e8fa
AV		 877 /* if the result for this queue would decrease interrupt
878 * rate for this vector then use that result */
30efa5a3 879 q_vector->rx_itr = ((q_vector->rx_itr > ret_itr) ?
b4617240 880 q_vector->rx_itr - 1 : ret_itr);
f494e8fa 881 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
b4617240 882 r_idx + 1);
f494e8fa
AV		 883 }
884
30efa5a3 885 current_itr = max(q_vector->rx_itr, q_vector->tx_itr);
f494e8fa
AV		 886
887 switch (current_itr) {
888 /* counts and packets in update_itr are dependent on these numbers */
889 case lowest_latency:
890 new_itr = 100000;
891 break;
892 case low_latency:
893 new_itr = 20000; /* aka hwitr = ~200 */
894 break;
895 case bulk_latency:
896 default:
897 new_itr = 8000;
898 break;
899 }
900
901 if (new_itr != q_vector->eitr) {
902 u32 itr_reg;
903 /* do an exponential smoothing */
904 new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100);
905 q_vector->eitr = new_itr;
906 itr_reg = EITR_INTS_PER_SEC_TO_REG(new_itr);
907 /* must write high and low 16 bits to reset counter */
908 DPRINTK(TX_ERR, DEBUG, "writing eitr(%d): %08X\n", v_idx,
b4617240 909 itr_reg);
f494e8fa
AV		 910 IXGBE_WRITE_REG(hw, IXGBE_EITR(v_idx), itr_reg | (itr_reg)<<16);
911 }
912
913 return;
914}
915
0befdb3e
JB		 916static void ixgbe_check_fan_failure(struct ixgbe_adapter *adapter, u32 eicr)
917{
918 struct ixgbe_hw *hw = &adapter->hw;
919
920 if ((adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) &&
921 (eicr & IXGBE_EICR_GPI_SDP1)) {
922 DPRINTK(PROBE, CRIT, "Fan has stopped, replace the adapter\n");
923 /* write to clear the interrupt */
924 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
925 }
926}
cf8280ee
JB		 927
928static void ixgbe_check_lsc(struct ixgbe_adapter *adapter)
929{
930 struct ixgbe_hw *hw = &adapter->hw;
931
932 adapter->lsc_int++;
933 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
934 adapter->link_check_timeout = jiffies;
935 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
936 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_LSC);
937 schedule_work(&adapter->watchdog_task);
938 }
939}
940
9a799d71
AK		 941static irqreturn_t ixgbe_msix_lsc(int irq, void *data)
942{
943 struct net_device *netdev = data;
944 struct ixgbe_adapter *adapter = netdev_priv(netdev);
945 struct ixgbe_hw *hw = &adapter->hw;
946 u32 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
947
cf8280ee
JB		 948 if (eicr & IXGBE_EICR_LSC)
949 ixgbe_check_lsc(adapter);
d4f80882 950
0befdb3e
JB		 951 ixgbe_check_fan_failure(adapter, eicr);
952
d4f80882
AV		 953 if (!test_bit(__IXGBE_DOWN, &adapter->state))
954 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMS_OTHER);
9a799d71
AK		 955
956 return IRQ_HANDLED;
957}
958
959static irqreturn_t ixgbe_msix_clean_tx(int irq, void *data)
960{
021230d4
AV		 961 struct ixgbe_q_vector *q_vector = data;
962 struct ixgbe_adapter *adapter = q_vector->adapter;
3a581073 963 struct ixgbe_ring *tx_ring;
021230d4
AV		 964 int i, r_idx;
965
966 if (!q_vector->txr_count)
967 return IRQ_HANDLED;
968
969 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
970 for (i = 0; i < q_vector->txr_count; i++) {
3a581073 971 tx_ring = &(adapter->tx_ring[r_idx]);
5dd2d332 972#ifdef CONFIG_IXGBE_DCA
bd0362dd 973 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
3a581073 974 ixgbe_update_tx_dca(adapter, tx_ring);
bd0362dd 975#endif
3a581073
JB		 976 tx_ring->total_bytes = 0;
977 tx_ring->total_packets = 0;
978 ixgbe_clean_tx_irq(adapter, tx_ring);
021230d4 979 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
b4617240 980 r_idx + 1);
021230d4 981 }
9a799d71 982
9a799d71
AK		 983 return IRQ_HANDLED;
984}
985
021230d4
AV		 986/**
987 * ixgbe_msix_clean_rx - single unshared vector rx clean (all queues)
988 * @irq: unused
989 * @data: pointer to our q_vector struct for this interrupt vector
990 **/
9a799d71
AK		 991static irqreturn_t ixgbe_msix_clean_rx(int irq, void *data)
992{
021230d4
AV		 993 struct ixgbe_q_vector *q_vector = data;
994 struct ixgbe_adapter *adapter = q_vector->adapter;
3a581073 995 struct ixgbe_ring *rx_ring;
021230d4 996 int r_idx;
30efa5a3 997 int i;
021230d4
AV		 998
999 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
30efa5a3
JB		 1000 for (i = 0; i < q_vector->rxr_count; i++) {
1001 rx_ring = &(adapter->rx_ring[r_idx]);
1002 rx_ring->total_bytes = 0;
1003 rx_ring->total_packets = 0;
1004 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
1005 r_idx + 1);
1006 }
1007
021230d4
AV		 1008 if (!q_vector->rxr_count)
1009 return IRQ_HANDLED;
1010
30efa5a3 1011 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
3a581073 1012 rx_ring = &(adapter->rx_ring[r_idx]);
021230d4 1013 /* disable interrupts on this vector only */
3a581073 1014 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, rx_ring->v_idx);
021230d4
AV		 1015 netif_rx_schedule(adapter->netdev, &q_vector->napi);
1016
1017 return IRQ_HANDLED;
1018}
1019
1020static irqreturn_t ixgbe_msix_clean_many(int irq, void *data)
1021{
1022 ixgbe_msix_clean_rx(irq, data);
1023 ixgbe_msix_clean_tx(irq, data);
9a799d71 1024
9a799d71
AK		 1025 return IRQ_HANDLED;
1026}
1027
021230d4
AV		 1028/**
1029 * ixgbe_clean_rxonly - msix (aka one shot) rx clean routine
1030 * @napi: napi struct with our devices info in it
1031 * @budget: amount of work driver is allowed to do this pass, in packets
1032 *
f0848276
JB		 1033 * This function is optimized for cleaning one queue only on a single
1034 * q_vector!!!
021230d4 1035 **/
9a799d71
AK		 1036static int ixgbe_clean_rxonly(struct napi_struct *napi, int budget)
1037{
021230d4 1038 struct ixgbe_q_vector *q_vector =
b4617240 1039 container_of(napi, struct ixgbe_q_vector, napi);
021230d4 1040 struct ixgbe_adapter *adapter = q_vector->adapter;
f0848276 1041 struct ixgbe_ring *rx_ring = NULL;
9a799d71 1042 int work_done = 0;
021230d4 1043 long r_idx;
9a799d71 1044
021230d4 1045 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
3a581073 1046 rx_ring = &(adapter->rx_ring[r_idx]);
5dd2d332 1047#ifdef CONFIG_IXGBE_DCA
bd0362dd 1048 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
3a581073 1049 ixgbe_update_rx_dca(adapter, rx_ring);
bd0362dd 1050#endif
9a799d71 1051
3a581073 1052 ixgbe_clean_rx_irq(adapter, rx_ring, &work_done, budget);
9a799d71 1053
021230d4
AV		 1054 /* If all Rx work done, exit the polling mode */
1055 if (work_done < budget) {
1056 netif_rx_complete(adapter->netdev, napi);
30efa5a3 1057 if (adapter->itr_setting & 3)
f494e8fa 1058 ixgbe_set_itr_msix(q_vector);
9a799d71 1059 if (!test_bit(__IXGBE_DOWN, &adapter->state))
3a581073 1060 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, rx_ring->v_idx);
9a799d71
AK		 1061 }
1062
1063 return work_done;
1064}
1065
f0848276
JB		 1066/**
1067 * ixgbe_clean_rxonly_many - msix (aka one shot) rx clean routine
1068 * @napi: napi struct with our devices info in it
1069 * @budget: amount of work driver is allowed to do this pass, in packets
1070 *
1071 * This function will clean more than one rx queue associated with a
1072 * q_vector.
1073 **/
1074static int ixgbe_clean_rxonly_many(struct napi_struct *napi, int budget)
1075{
1076 struct ixgbe_q_vector *q_vector =
1077 container_of(napi, struct ixgbe_q_vector, napi);
1078 struct ixgbe_adapter *adapter = q_vector->adapter;
f0848276
JB		 1079 struct ixgbe_ring *rx_ring = NULL;
1080 int work_done = 0, i;
1081 long r_idx;
1082 u16 enable_mask = 0;
1083
1084 /* attempt to distribute budget to each queue fairly, but don't allow
1085 * the budget to go below 1 because we'll exit polling */
1086 budget /= (q_vector->rxr_count ?: 1);
1087 budget = max(budget, 1);
1088 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
1089 for (i = 0; i < q_vector->rxr_count; i++) {
1090 rx_ring = &(adapter->rx_ring[r_idx]);
5dd2d332 1091#ifdef CONFIG_IXGBE_DCA
f0848276
JB		 1092 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
1093 ixgbe_update_rx_dca(adapter, rx_ring);
1094#endif
1095 ixgbe_clean_rx_irq(adapter, rx_ring, &work_done, budget);
1096 enable_mask |= rx_ring->v_idx;
1097 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
1098 r_idx + 1);
1099 }
1100
1101 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
1102 rx_ring = &(adapter->rx_ring[r_idx]);
1103 /* If all Rx work done, exit the polling mode */
7f821875 1104 if (work_done < budget) {
74ce8dd2 1105 netif_rx_complete(adapter->netdev, napi);
f0848276
JB		 1106 if (adapter->itr_setting & 3)
1107 ixgbe_set_itr_msix(q_vector);
1108 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1109 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, enable_mask);
1110 return 0;
1111 }
1112
1113 return work_done;
1114}
021230d4 1115static inline void map_vector_to_rxq(struct ixgbe_adapter *a, int v_idx,
b4617240 1116 int r_idx)
021230d4
AV		 1117{
1118 a->q_vector[v_idx].adapter = a;
1119 set_bit(r_idx, a->q_vector[v_idx].rxr_idx);
1120 a->q_vector[v_idx].rxr_count++;
1121 a->rx_ring[r_idx].v_idx = 1 << v_idx;
1122}
1123
1124static inline void map_vector_to_txq(struct ixgbe_adapter *a, int v_idx,
b4617240 1125 int r_idx)
021230d4
AV		 1126{
1127 a->q_vector[v_idx].adapter = a;
1128 set_bit(r_idx, a->q_vector[v_idx].txr_idx);
1129 a->q_vector[v_idx].txr_count++;
1130 a->tx_ring[r_idx].v_idx = 1 << v_idx;
1131}
1132
9a799d71 1133/**
021230d4
AV		 1134 * ixgbe_map_rings_to_vectors - Maps descriptor rings to vectors
1135 * @adapter: board private structure to initialize
1136 * @vectors: allotted vector count for descriptor rings
9a799d71 1137 *
021230d4
AV		 1138 * This function maps descriptor rings to the queue-specific vectors
1139 * we were allotted through the MSI-X enabling code. Ideally, we'd have
1140 * one vector per ring/queue, but on a constrained vector budget, we
1141 * group the rings as "efficiently" as possible. You would add new
1142 * mapping configurations in here.
9a799d71 1143 **/
021230d4 1144static int ixgbe_map_rings_to_vectors(struct ixgbe_adapter *adapter,
b4617240 1145 int vectors)
021230d4
AV		 1146{
1147 int v_start = 0;
1148 int rxr_idx = 0, txr_idx = 0;
1149 int rxr_remaining = adapter->num_rx_queues;
1150 int txr_remaining = adapter->num_tx_queues;
1151 int i, j;
1152 int rqpv, tqpv;
1153 int err = 0;
1154
1155 /* No mapping required if MSI-X is disabled. */
1156 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
1157 goto out;
9a799d71 1158
021230d4
AV		 1159 /*
1160 * The ideal configuration...
1161 * We have enough vectors to map one per queue.
1162 */
1163 if (vectors == adapter->num_rx_queues + adapter->num_tx_queues) {
1164 for (; rxr_idx < rxr_remaining; v_start++, rxr_idx++)
1165 map_vector_to_rxq(adapter, v_start, rxr_idx);
9a799d71 1166
021230d4
AV		 1167 for (; txr_idx < txr_remaining; v_start++, txr_idx++)
1168 map_vector_to_txq(adapter, v_start, txr_idx);
9a799d71 1169
9a799d71 1170 goto out;
021230d4 1171 }
9a799d71 1172
021230d4
AV		 1173 /*
1174 * If we don't have enough vectors for a 1-to-1
1175 * mapping, we'll have to group them so there are
1176 * multiple queues per vector.
1177 */
1178 /* Re-adjusting *qpv takes care of the remainder. */
1179 for (i = v_start; i < vectors; i++) {
1180 rqpv = DIV_ROUND_UP(rxr_remaining, vectors - i);
1181 for (j = 0; j < rqpv; j++) {
1182 map_vector_to_rxq(adapter, i, rxr_idx);
1183 rxr_idx++;
1184 rxr_remaining--;
1185 }
1186 }
1187 for (i = v_start; i < vectors; i++) {
1188 tqpv = DIV_ROUND_UP(txr_remaining, vectors - i);
1189 for (j = 0; j < tqpv; j++) {
1190 map_vector_to_txq(adapter, i, txr_idx);
1191 txr_idx++;
1192 txr_remaining--;
9a799d71 1193 }
9a799d71
AK		 1194 }
1195
021230d4
AV		 1196out:
1197 return err;
1198}
1199
1200/**
1201 * ixgbe_request_msix_irqs - Initialize MSI-X interrupts
1202 * @adapter: board private structure
1203 *
1204 * ixgbe_request_msix_irqs allocates MSI-X vectors and requests
1205 * interrupts from the kernel.
1206 **/
1207static int ixgbe_request_msix_irqs(struct ixgbe_adapter *adapter)
1208{
1209 struct net_device *netdev = adapter->netdev;
1210 irqreturn_t (*handler)(int, void *);
1211 int i, vector, q_vectors, err;
cb13fc20 1212 int ri=0, ti=0;
021230d4
AV		 1213
1214 /* Decrement for Other and TCP Timer vectors */
1215 q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
1216
1217 /* Map the Tx/Rx rings to the vectors we were allotted. */
1218 err = ixgbe_map_rings_to_vectors(adapter, q_vectors);
1219 if (err)
1220 goto out;
1221
1222#define SET_HANDLER(_v) ((!(_v)->rxr_count) ? &ixgbe_msix_clean_tx : \
b4617240
PW		 1223 (!(_v)->txr_count) ? &ixgbe_msix_clean_rx : \
1224 &ixgbe_msix_clean_many)
021230d4
AV		 1225 for (vector = 0; vector < q_vectors; vector++) {
1226 handler = SET_HANDLER(&adapter->q_vector[vector]);
cb13fc20
RO		 1227
1228 if(handler == &ixgbe_msix_clean_rx) {
1229 sprintf(adapter->name[vector], "%s-%s-%d",
1230 netdev->name, "rx", ri++);
1231 }
1232 else if(handler == &ixgbe_msix_clean_tx) {
1233 sprintf(adapter->name[vector], "%s-%s-%d",
1234 netdev->name, "tx", ti++);
1235 }
1236 else
1237 sprintf(adapter->name[vector], "%s-%s-%d",
1238 netdev->name, "TxRx", vector);
1239
021230d4 1240 err = request_irq(adapter->msix_entries[vector].vector,
b4617240
PW		 1241 handler, 0, adapter->name[vector],
1242 &(adapter->q_vector[vector]));
9a799d71
AK		 1243 if (err) {
1244 DPRINTK(PROBE, ERR,
b4617240
PW		 1245 "request_irq failed for MSIX interrupt "
1246 "Error: %d\n", err);
021230d4 1247 goto free_queue_irqs;
9a799d71 1248 }
9a799d71
AK		 1249 }
1250
021230d4
AV		 1251 sprintf(adapter->name[vector], "%s:lsc", netdev->name);
1252 err = request_irq(adapter->msix_entries[vector].vector,
b4617240 1253 &ixgbe_msix_lsc, 0, adapter->name[vector], netdev);
9a799d71
AK		 1254 if (err) {
1255 DPRINTK(PROBE, ERR,
1256 "request_irq for msix_lsc failed: %d\n", err);
021230d4 1257 goto free_queue_irqs;
9a799d71
AK		 1258 }
1259
9a799d71
AK		 1260 return 0;
1261
021230d4
AV		 1262free_queue_irqs:
1263 for (i = vector - 1; i >= 0; i--)
1264 free_irq(adapter->msix_entries[--vector].vector,
b4617240 1265 &(adapter->q_vector[i]));
021230d4
AV		 1266 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
1267 pci_disable_msix(adapter->pdev);
9a799d71
AK		 1268 kfree(adapter->msix_entries);
1269 adapter->msix_entries = NULL;
021230d4 1270out:
9a799d71
AK		 1271 return err;
1272}
1273
f494e8fa
AV		 1274static void ixgbe_set_itr(struct ixgbe_adapter *adapter)
1275{
1276 struct ixgbe_hw *hw = &adapter->hw;
1277 struct ixgbe_q_vector *q_vector = adapter->q_vector;
1278 u8 current_itr;
1279 u32 new_itr = q_vector->eitr;
1280 struct ixgbe_ring *rx_ring = &adapter->rx_ring[0];
1281 struct ixgbe_ring *tx_ring = &adapter->tx_ring[0];
1282
30efa5a3 1283 q_vector->tx_itr = ixgbe_update_itr(adapter, new_itr,
b4617240
PW		 1284 q_vector->tx_itr,
1285 tx_ring->total_packets,
1286 tx_ring->total_bytes);
30efa5a3 1287 q_vector->rx_itr = ixgbe_update_itr(adapter, new_itr,
b4617240
PW		 1288 q_vector->rx_itr,
1289 rx_ring->total_packets,
1290 rx_ring->total_bytes);
f494e8fa 1291
30efa5a3 1292 current_itr = max(q_vector->rx_itr, q_vector->tx_itr);
f494e8fa
AV		 1293
1294 switch (current_itr) {
1295 /* counts and packets in update_itr are dependent on these numbers */
1296 case lowest_latency:
1297 new_itr = 100000;
1298 break;
1299 case low_latency:
1300 new_itr = 20000; /* aka hwitr = ~200 */
1301 break;
1302 case bulk_latency:
1303 new_itr = 8000;
1304 break;
1305 default:
1306 break;
1307 }
1308
1309 if (new_itr != q_vector->eitr) {
1310 u32 itr_reg;
1311 /* do an exponential smoothing */
1312 new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100);
1313 q_vector->eitr = new_itr;
1314 itr_reg = EITR_INTS_PER_SEC_TO_REG(new_itr);
1315 /* must write high and low 16 bits to reset counter */
1316 IXGBE_WRITE_REG(hw, IXGBE_EITR(0), itr_reg | (itr_reg)<<16);
1317 }
1318
1319 return;
1320}
1321
79aefa45
AD		 1322/**
1323 * ixgbe_irq_disable - Mask off interrupt generation on the NIC
1324 * @adapter: board private structure
1325 **/
1326static inline void ixgbe_irq_disable(struct ixgbe_adapter *adapter)
1327{
1328 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, ~0);
1329 IXGBE_WRITE_FLUSH(&adapter->hw);
1330 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
1331 int i;
1332 for (i = 0; i < adapter->num_msix_vectors; i++)
1333 synchronize_irq(adapter->msix_entries[i].vector);
1334 } else {
1335 synchronize_irq(adapter->pdev->irq);
1336 }
1337}
1338
1339/**
1340 * ixgbe_irq_enable - Enable default interrupt generation settings
1341 * @adapter: board private structure
1342 **/
1343static inline void ixgbe_irq_enable(struct ixgbe_adapter *adapter)
1344{
1345 u32 mask;
1346 mask = IXGBE_EIMS_ENABLE_MASK;
6ab33d51
DM		 1347 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE)
1348 mask |= IXGBE_EIMS_GPI_SDP1;
79aefa45
AD		 1349 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
1350 IXGBE_WRITE_FLUSH(&adapter->hw);
1351}
021230d4 1352
9a799d71 1353/**
021230d4 1354 * ixgbe_intr - legacy mode Interrupt Handler
9a799d71
AK		 1355 * @irq: interrupt number
1356 * @data: pointer to a network interface device structure
9a799d71
AK		 1357 **/
1358static irqreturn_t ixgbe_intr(int irq, void *data)
1359{
1360 struct net_device *netdev = data;
1361 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1362 struct ixgbe_hw *hw = &adapter->hw;
1363 u32 eicr;
1364
021230d4
AV		 1365 /* for NAPI, using EIAM to auto-mask tx/rx interrupt bits on read
1366 * therefore no explict interrupt disable is necessary */
1367 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
f47cf66e
JB		 1368 if (!eicr) {
1369 /* shared interrupt alert!
1370 * make sure interrupts are enabled because the read will
1371 * have disabled interrupts due to EIAM */
1372 ixgbe_irq_enable(adapter);
9a799d71 1373 return IRQ_NONE; /* Not our interrupt */
f47cf66e 1374 }
9a799d71 1375
cf8280ee
JB		 1376 if (eicr & IXGBE_EICR_LSC)
1377 ixgbe_check_lsc(adapter);
021230d4 1378
0befdb3e
JB		 1379 ixgbe_check_fan_failure(adapter, eicr);
1380
021230d4 1381 if (netif_rx_schedule_prep(netdev, &adapter->q_vector[0].napi)) {
f494e8fa
AV		 1382 adapter->tx_ring[0].total_packets = 0;
1383 adapter->tx_ring[0].total_bytes = 0;
1384 adapter->rx_ring[0].total_packets = 0;
1385 adapter->rx_ring[0].total_bytes = 0;
021230d4
AV		 1386 /* would disable interrupts here but EIAM disabled it */
1387 __netif_rx_schedule(netdev, &adapter->q_vector[0].napi);
9a799d71
AK		 1388 }
1389
1390 return IRQ_HANDLED;
1391}
1392
021230d4
AV		 1393static inline void ixgbe_reset_q_vectors(struct ixgbe_adapter *adapter)
1394{
1395 int i, q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
1396
1397 for (i = 0; i < q_vectors; i++) {
1398 struct ixgbe_q_vector *q_vector = &adapter->q_vector[i];
1399 bitmap_zero(q_vector->rxr_idx, MAX_RX_QUEUES);
1400 bitmap_zero(q_vector->txr_idx, MAX_TX_QUEUES);
1401 q_vector->rxr_count = 0;
1402 q_vector->txr_count = 0;
1403 }
1404}
1405
9a799d71
AK		 1406/**
1407 * ixgbe_request_irq - initialize interrupts
1408 * @adapter: board private structure
1409 *
1410 * Attempts to configure interrupts using the best available
1411 * capabilities of the hardware and kernel.
1412 **/
021230d4 1413static int ixgbe_request_irq(struct ixgbe_adapter *adapter)
9a799d71
AK		 1414{
1415 struct net_device *netdev = adapter->netdev;
021230d4 1416 int err;
9a799d71 1417
021230d4
AV		 1418 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
1419 err = ixgbe_request_msix_irqs(adapter);
1420 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
1421 err = request_irq(adapter->pdev->irq, &ixgbe_intr, 0,
b4617240 1422 netdev->name, netdev);
021230d4
AV		 1423 } else {
1424 err = request_irq(adapter->pdev->irq, &ixgbe_intr, IRQF_SHARED,
b4617240 1425 netdev->name, netdev);
9a799d71
AK		 1426 }
1427
9a799d71
AK		 1428 if (err)
1429 DPRINTK(PROBE, ERR, "request_irq failed, Error %d\n", err);
1430
9a799d71
AK		 1431 return err;
1432}
1433
1434static void ixgbe_free_irq(struct ixgbe_adapter *adapter)
1435{
1436 struct net_device *netdev = adapter->netdev;
1437
1438 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
021230d4 1439 int i, q_vectors;
9a799d71 1440
021230d4
AV		 1441 q_vectors = adapter->num_msix_vectors;
1442
1443 i = q_vectors - 1;
9a799d71 1444 free_irq(adapter->msix_entries[i].vector, netdev);
9a799d71 1445
021230d4
AV		 1446 i--;
1447 for (; i >= 0; i--) {
1448 free_irq(adapter->msix_entries[i].vector,
b4617240 1449 &(adapter->q_vector[i]));
021230d4
AV		 1450 }
1451
1452 ixgbe_reset_q_vectors(adapter);
1453 } else {
1454 free_irq(adapter->pdev->irq, netdev);
9a799d71
AK		 1455 }
1456}
1457
9a799d71
AK		 1458/**
1459 * ixgbe_configure_msi_and_legacy - Initialize PIN (INTA...) and MSI interrupts
1460 *
1461 **/
1462static void ixgbe_configure_msi_and_legacy(struct ixgbe_adapter *adapter)
1463{
9a799d71
AK		 1464 struct ixgbe_hw *hw = &adapter->hw;
1465
021230d4 1466 IXGBE_WRITE_REG(hw, IXGBE_EITR(0),
30efa5a3 1467 EITR_INTS_PER_SEC_TO_REG(adapter->eitr_param));
9a799d71
AK		 1468
1469 ixgbe_set_ivar(adapter, IXGBE_IVAR_RX_QUEUE(0), 0);
021230d4
AV		 1470 ixgbe_set_ivar(adapter, IXGBE_IVAR_TX_QUEUE(0), 0);
1471
1472 map_vector_to_rxq(adapter, 0, 0);
1473 map_vector_to_txq(adapter, 0, 0);
1474
1475 DPRINTK(HW, INFO, "Legacy interrupt IVAR setup done\n");
9a799d71
AK		 1476}
1477
1478/**
3a581073 1479 * ixgbe_configure_tx - Configure 8259x Transmit Unit after Reset
9a799d71
AK		 1480 * @adapter: board private structure
1481 *
1482 * Configure the Tx unit of the MAC after a reset.
1483 **/
1484static void ixgbe_configure_tx(struct ixgbe_adapter *adapter)
1485{
e01c31a5 1486 u64 tdba, tdwba;
9a799d71 1487 struct ixgbe_hw *hw = &adapter->hw;
021230d4 1488 u32 i, j, tdlen, txctrl;
9a799d71
AK		 1489
1490 /* Setup the HW Tx Head and Tail descriptor pointers */
1491 for (i = 0; i < adapter->num_tx_queues; i++) {
e01c31a5
JB		 1492 struct ixgbe_ring *ring = &adapter->tx_ring[i];
1493 j = ring->reg_idx;
1494 tdba = ring->dma;
1495 tdlen = ring->count * sizeof(union ixgbe_adv_tx_desc);
021230d4 1496 IXGBE_WRITE_REG(hw, IXGBE_TDBAL(j),
e01c31a5 1497 (tdba & DMA_32BIT_MASK));
021230d4 1498 IXGBE_WRITE_REG(hw, IXGBE_TDBAH(j), (tdba >> 32));
e01c31a5
JB		 1499 tdwba = ring->dma +
1500 (ring->count * sizeof(union ixgbe_adv_tx_desc));
1501 tdwba |= IXGBE_TDWBAL_HEAD_WB_ENABLE;
1502 IXGBE_WRITE_REG(hw, IXGBE_TDWBAL(j), tdwba & DMA_32BIT_MASK);
1503 IXGBE_WRITE_REG(hw, IXGBE_TDWBAH(j), (tdwba >> 32));
021230d4
AV		 1504 IXGBE_WRITE_REG(hw, IXGBE_TDLEN(j), tdlen);
1505 IXGBE_WRITE_REG(hw, IXGBE_TDH(j), 0);
1506 IXGBE_WRITE_REG(hw, IXGBE_TDT(j), 0);
1507 adapter->tx_ring[i].head = IXGBE_TDH(j);
1508 adapter->tx_ring[i].tail = IXGBE_TDT(j);
1509 /* Disable Tx Head Writeback RO bit, since this hoses
1510 * bookkeeping if things aren't delivered in order.
1511 */
e01c31a5 1512 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(j));
021230d4 1513 txctrl &= ~IXGBE_DCA_TXCTRL_TX_WB_RO_EN;
e01c31a5 1514 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(j), txctrl);
9a799d71 1515 }
9a799d71
AK		 1516}
1517
cc41ac7c
JB		 1518#define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2
1519
1520static void ixgbe_configure_srrctl(struct ixgbe_adapter *adapter, int index)
1521{
1522 struct ixgbe_ring *rx_ring;
1523 u32 srrctl;
1524 int queue0;
3be1adfb
AD		 1525 unsigned long mask;
1526
1527 /* program one srrctl register per VMDq index */
1528 if (adapter->flags & IXGBE_FLAG_VMDQ_ENABLED) {
1529 long shift, len;
1530 mask = (unsigned long) adapter->ring_feature[RING_F_RSS].mask;
1531 len = sizeof(adapter->ring_feature[RING_F_VMDQ].mask) * 8;
1532 shift = find_first_bit(&mask, len);
1533 queue0 = index & mask;
1534 index = (index & mask) >> shift;
1535 /* program one srrctl per RSS queue since RDRXCTL.MVMEN is enabled */
cc41ac7c 1536 } else {
3be1adfb
AD		 1537 mask = (unsigned long) adapter->ring_feature[RING_F_RSS].mask;
1538 queue0 = index & mask;
1539 index = index & mask;
cc41ac7c 1540 }
3be1adfb 1541
cc41ac7c
JB		 1542 rx_ring = &adapter->rx_ring[queue0];
1543
1544 srrctl = IXGBE_READ_REG(&adapter->hw, IXGBE_SRRCTL(index));
1545
1546 srrctl &= ~IXGBE_SRRCTL_BSIZEHDR_MASK;
1547 srrctl &= ~IXGBE_SRRCTL_BSIZEPKT_MASK;
1548
1549 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
1550 srrctl |= IXGBE_RXBUFFER_2048 >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
1551 srrctl |= IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS;
1552 srrctl |= ((IXGBE_RX_HDR_SIZE <<
b4617240
PW		 1553 IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT) &
1554 IXGBE_SRRCTL_BSIZEHDR_MASK);
cc41ac7c
JB		 1555 } else {
1556 srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF;
1557
1558 if (rx_ring->rx_buf_len == MAXIMUM_ETHERNET_VLAN_SIZE)
1559 srrctl |= IXGBE_RXBUFFER_2048 >>
1560 IXGBE_SRRCTL_BSIZEPKT_SHIFT;
1561 else
1562 srrctl |= rx_ring->rx_buf_len >>
1563 IXGBE_SRRCTL_BSIZEPKT_SHIFT;
1564 }
1565 IXGBE_WRITE_REG(&adapter->hw, IXGBE_SRRCTL(index), srrctl);
1566}
9a799d71 1567
177db6ff
MC		 1568/**
1569 * ixgbe_get_skb_hdr - helper function for LRO header processing
1570 * @skb: pointer to sk_buff to be added to LRO packet
b4617240 1571 * @iphdr: pointer to ip header structure
177db6ff
MC		 1572 * @tcph: pointer to tcp header structure
1573 * @hdr_flags: pointer to header flags
1574 * @priv: private data
1575 **/
1576static int ixgbe_get_skb_hdr(struct sk_buff *skb, void **iphdr, void **tcph,
1577 u64 *hdr_flags, void *priv)
1578{
1579 union ixgbe_adv_rx_desc *rx_desc = priv;
1580
1581 /* Verify that this is a valid IPv4 TCP packet */
e9990a9c
JB		 1582 if (!((ixgbe_get_pkt_info(rx_desc) & IXGBE_RXDADV_PKTTYPE_IPV4) &&
1583 (ixgbe_get_pkt_info(rx_desc) & IXGBE_RXDADV_PKTTYPE_TCP)))
177db6ff
MC		 1584 return -1;
1585
1586 /* Set network headers */
1587 skb_reset_network_header(skb);
1588 skb_set_transport_header(skb, ip_hdrlen(skb));
1589 *iphdr = ip_hdr(skb);
1590 *tcph = tcp_hdr(skb);
1591 *hdr_flags = LRO_IPV4 | LRO_TCP;
1592 return 0;
1593}
1594
cc41ac7c 1595#define PAGE_USE_COUNT(S) (((S) >> PAGE_SHIFT) + \
b4617240 1596 (((S) & (PAGE_SIZE - 1)) ? 1 : 0))
cc41ac7c 1597
9a799d71 1598/**
3a581073 1599 * ixgbe_configure_rx - Configure 8259x Receive Unit after Reset
9a799d71
AK		 1600 * @adapter: board private structure
1601 *
1602 * Configure the Rx unit of the MAC after a reset.
1603 **/
1604static void ixgbe_configure_rx(struct ixgbe_adapter *adapter)
1605{
1606 u64 rdba;
1607 struct ixgbe_hw *hw = &adapter->hw;
1608 struct net_device *netdev = adapter->netdev;
1609 int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
021230d4 1610 int i, j;
9a799d71 1611 u32 rdlen, rxctrl, rxcsum;
7c6e0a43
JB		 1612 static const u32 seed[10] = { 0xE291D73D, 0x1805EC6C, 0x2A94B30D,
1613 0xA54F2BEC, 0xEA49AF7C, 0xE214AD3D, 0xB855AABE,
1614 0x6A3E67EA, 0x14364D17, 0x3BED200D};
9a799d71 1615 u32 fctrl, hlreg0;
9a799d71 1616 u32 pages;
cc41ac7c
JB		 1617 u32 reta = 0, mrqc;
1618 u32 rdrxctl;
7c6e0a43 1619 int rx_buf_len;
9a799d71
AK		 1620
1621 /* Decide whether to use packet split mode or not */
762f4c57 1622 adapter->flags |= IXGBE_FLAG_RX_PS_ENABLED;
9a799d71
AK		 1623
1624 /* Set the RX buffer length according to the mode */
1625 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
7c6e0a43 1626 rx_buf_len = IXGBE_RX_HDR_SIZE;
9a799d71
AK		 1627 } else {
1628 if (netdev->mtu <= ETH_DATA_LEN)
7c6e0a43 1629 rx_buf_len = MAXIMUM_ETHERNET_VLAN_SIZE;
9a799d71 1630 else
7c6e0a43 1631 rx_buf_len = ALIGN(max_frame, 1024);
9a799d71
AK		 1632 }
1633
1634 fctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_FCTRL);
1635 fctrl |= IXGBE_FCTRL_BAM;
021230d4 1636 fctrl |= IXGBE_FCTRL_DPF; /* discard pause frames when FC enabled */
9a799d71
AK		 1637 IXGBE_WRITE_REG(&adapter->hw, IXGBE_FCTRL, fctrl);
1638
1639 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
1640 if (adapter->netdev->mtu <= ETH_DATA_LEN)
1641 hlreg0 &= ~IXGBE_HLREG0_JUMBOEN;
1642 else
1643 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
1644 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
1645
1646 pages = PAGE_USE_COUNT(adapter->netdev->mtu);
1647
9a799d71
AK		 1648 rdlen = adapter->rx_ring[0].count * sizeof(union ixgbe_adv_rx_desc);
1649 /* disable receives while setting up the descriptors */
1650 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
1651 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
1652
1653 /* Setup the HW Rx Head and Tail Descriptor Pointers and
1654 * the Base and Length of the Rx Descriptor Ring */
1655 for (i = 0; i < adapter->num_rx_queues; i++) {
1656 rdba = adapter->rx_ring[i].dma;
7c6e0a43
JB		 1657 j = adapter->rx_ring[i].reg_idx;
1658 IXGBE_WRITE_REG(hw, IXGBE_RDBAL(j), (rdba & DMA_32BIT_MASK));
1659 IXGBE_WRITE_REG(hw, IXGBE_RDBAH(j), (rdba >> 32));
1660 IXGBE_WRITE_REG(hw, IXGBE_RDLEN(j), rdlen);
1661 IXGBE_WRITE_REG(hw, IXGBE_RDH(j), 0);
1662 IXGBE_WRITE_REG(hw, IXGBE_RDT(j), 0);
1663 adapter->rx_ring[i].head = IXGBE_RDH(j);
1664 adapter->rx_ring[i].tail = IXGBE_RDT(j);
1665 adapter->rx_ring[i].rx_buf_len = rx_buf_len;
e9990a9c
JB		 1666 /* Intitial LRO Settings */
1667 adapter->rx_ring[i].lro_mgr.max_aggr = IXGBE_MAX_LRO_AGGREGATE;
1668 adapter->rx_ring[i].lro_mgr.max_desc = IXGBE_MAX_LRO_DESCRIPTORS;
1669 adapter->rx_ring[i].lro_mgr.get_skb_header = ixgbe_get_skb_hdr;
1670 adapter->rx_ring[i].lro_mgr.features = LRO_F_EXTRACT_VLAN_ID;
1671 if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL))
1672 adapter->rx_ring[i].lro_mgr.features |= LRO_F_NAPI;
1673 adapter->rx_ring[i].lro_mgr.dev = adapter->netdev;
1674 adapter->rx_ring[i].lro_mgr.ip_summed = CHECKSUM_UNNECESSARY;
1675 adapter->rx_ring[i].lro_mgr.ip_summed_aggr = CHECKSUM_UNNECESSARY;
cc41ac7c
JB		 1676
1677 ixgbe_configure_srrctl(adapter, j);
9a799d71
AK		 1678 }
1679
cc41ac7c
JB		 1680 /*
1681 * For VMDq support of different descriptor types or
1682 * buffer sizes through the use of multiple SRRCTL
1683 * registers, RDRXCTL.MVMEN must be set to 1
1684 *
1685 * also, the manual doesn't mention it clearly but DCA hints
1686 * will only use queue 0's tags unless this bit is set. Side
1687 * effects of setting this bit are only that SRRCTL must be
1688 * fully programmed [0..15]
1689 */
2f90b865
AD		 1690 if (adapter->flags &
1691 (IXGBE_FLAG_RSS_ENABLED | IXGBE_FLAG_VMDQ_ENABLED)) {
1692 rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
1693 rdrxctl |= IXGBE_RDRXCTL_MVMEN;
1694 IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl);
1695 }
177db6ff 1696
021230d4 1697 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
9a799d71 1698 /* Fill out redirection table */
021230d4
AV		 1699 for (i = 0, j = 0; i < 128; i++, j++) {
1700 if (j == adapter->ring_feature[RING_F_RSS].indices)
1701 j = 0;
1702 /* reta = 4-byte sliding window of
1703 * 0x00..(indices-1)(indices-1)00..etc. */
1704 reta = (reta << 8) | (j * 0x11);
1705 if ((i & 3) == 3)
1706 IXGBE_WRITE_REG(hw, IXGBE_RETA(i >> 2), reta);
9a799d71
AK		 1707 }
1708
1709 /* Fill out hash function seeds */
1710 for (i = 0; i < 10; i++)
7c6e0a43 1711 IXGBE_WRITE_REG(hw, IXGBE_RSSRK(i), seed[i]);
9a799d71
AK		 1712
1713 mrqc = IXGBE_MRQC_RSSEN
1714 /* Perform hash on these packet types */
7c6e0a43
JB		 1715 | IXGBE_MRQC_RSS_FIELD_IPV4
1716 | IXGBE_MRQC_RSS_FIELD_IPV4_TCP
1717 | IXGBE_MRQC_RSS_FIELD_IPV4_UDP
1718 | IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP
1719 | IXGBE_MRQC_RSS_FIELD_IPV6_EX
1720 | IXGBE_MRQC_RSS_FIELD_IPV6
1721 | IXGBE_MRQC_RSS_FIELD_IPV6_TCP
1722 | IXGBE_MRQC_RSS_FIELD_IPV6_UDP
1723 | IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP;
9a799d71 1724 IXGBE_WRITE_REG(hw, IXGBE_MRQC, mrqc);
021230d4 1725 }
9a799d71 1726
021230d4
AV		 1727 rxcsum = IXGBE_READ_REG(hw, IXGBE_RXCSUM);
1728
1729 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED ||
1730 adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED) {
1731 /* Disable indicating checksum in descriptor, enables
1732 * RSS hash */
9a799d71 1733 rxcsum |= IXGBE_RXCSUM_PCSD;
9a799d71 1734 }
021230d4
AV		 1735 if (!(rxcsum & IXGBE_RXCSUM_PCSD)) {
1736 /* Enable IPv4 payload checksum for UDP fragments
1737 * if PCSD is not set */
1738 rxcsum |= IXGBE_RXCSUM_IPPCSE;
1739 }
1740
1741 IXGBE_WRITE_REG(hw, IXGBE_RXCSUM, rxcsum);
9a799d71
AK		 1742}
1743
1744static void ixgbe_vlan_rx_register(struct net_device *netdev,
b4617240 1745 struct vlan_group *grp)
9a799d71
AK		 1746{
1747 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1748 u32 ctrl;
1749
d4f80882
AV		 1750 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1751 ixgbe_irq_disable(adapter);
9a799d71
AK		 1752 adapter->vlgrp = grp;
1753
2f90b865
AD		 1754 /*
1755 * For a DCB driver, always enable VLAN tag stripping so we can
1756 * still receive traffic from a DCB-enabled host even if we're
1757 * not in DCB mode.
1758 */
1759 ctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_VLNCTRL);
1760 ctrl |= IXGBE_VLNCTRL_VME;
1761 ctrl &= ~IXGBE_VLNCTRL_CFIEN;
1762 IXGBE_WRITE_REG(&adapter->hw, IXGBE_VLNCTRL, ctrl);
1763
9a799d71
AK		 1764 if (grp) {
1765 /* enable VLAN tag insert/strip */
1766 ctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_VLNCTRL);
746b9f02 1767 ctrl |= IXGBE_VLNCTRL_VME;
9a799d71
AK		 1768 ctrl &= ~IXGBE_VLNCTRL_CFIEN;
1769 IXGBE_WRITE_REG(&adapter->hw, IXGBE_VLNCTRL, ctrl);
1770 }
1771
d4f80882
AV		 1772 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1773 ixgbe_irq_enable(adapter);
9a799d71
AK		 1774}
1775
1776static void ixgbe_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
1777{
1778 struct ixgbe_adapter *adapter = netdev_priv(netdev);
c44ade9e 1779 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 1780
1781 /* add VID to filter table */
c44ade9e 1782 hw->mac.ops.set_vfta(&adapter->hw, vid, 0, true);
9a799d71
AK		 1783}
1784
1785static void ixgbe_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
1786{
1787 struct ixgbe_adapter *adapter = netdev_priv(netdev);
c44ade9e 1788 struct ixgbe_hw *hw = &adapter->hw;
9a799d71 1789
d4f80882
AV		 1790 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1791 ixgbe_irq_disable(adapter);
1792
9a799d71 1793 vlan_group_set_device(adapter->vlgrp, vid, NULL);
d4f80882
AV		 1794
1795 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1796 ixgbe_irq_enable(adapter);
9a799d71
AK		 1797
1798 /* remove VID from filter table */
c44ade9e 1799 hw->mac.ops.set_vfta(&adapter->hw, vid, 0, false);
9a799d71
AK		 1800}
1801
1802static void ixgbe_restore_vlan(struct ixgbe_adapter *adapter)
1803{
1804 ixgbe_vlan_rx_register(adapter->netdev, adapter->vlgrp);
1805
1806 if (adapter->vlgrp) {
1807 u16 vid;
1808 for (vid = 0; vid < VLAN_GROUP_ARRAY_LEN; vid++) {
1809 if (!vlan_group_get_device(adapter->vlgrp, vid))
1810 continue;
1811 ixgbe_vlan_rx_add_vid(adapter->netdev, vid);
1812 }
1813 }
1814}
1815
2c5645cf
CL		 1816static u8 *ixgbe_addr_list_itr(struct ixgbe_hw *hw, u8 **mc_addr_ptr, u32 *vmdq)
1817{
1818 struct dev_mc_list *mc_ptr;
1819 u8 *addr = *mc_addr_ptr;
1820 *vmdq = 0;
1821
1822 mc_ptr = container_of(addr, struct dev_mc_list, dmi_addr[0]);
1823 if (mc_ptr->next)
1824 *mc_addr_ptr = mc_ptr->next->dmi_addr;
1825 else
1826 *mc_addr_ptr = NULL;
1827
1828 return addr;
1829}
1830
9a799d71 1831/**
2c5645cf 1832 * ixgbe_set_rx_mode - Unicast, Multicast and Promiscuous mode set
9a799d71
AK		 1833 * @netdev: network interface device structure
1834 *
2c5645cf
CL		 1835 * The set_rx_method entry point is called whenever the unicast/multicast
1836 * address list or the network interface flags are updated. This routine is
1837 * responsible for configuring the hardware for proper unicast, multicast and
1838 * promiscuous mode.
9a799d71 1839 **/
2c5645cf 1840static void ixgbe_set_rx_mode(struct net_device *netdev)
9a799d71
AK		 1841{
1842 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1843 struct ixgbe_hw *hw = &adapter->hw;
3d01625a 1844 u32 fctrl, vlnctrl;
2c5645cf
CL		 1845 u8 *addr_list = NULL;
1846 int addr_count = 0;
9a799d71
AK		 1847
1848 /* Check for Promiscuous and All Multicast modes */
1849
1850 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3d01625a 1851 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
9a799d71
AK		 1852
1853 if (netdev->flags & IFF_PROMISC) {
2c5645cf 1854 hw->addr_ctrl.user_set_promisc = 1;
9a799d71 1855 fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
3d01625a 1856 vlnctrl &= ~IXGBE_VLNCTRL_VFE;
9a799d71 1857 } else {
746b9f02
PM		 1858 if (netdev->flags & IFF_ALLMULTI) {
1859 fctrl |= IXGBE_FCTRL_MPE;
1860 fctrl &= ~IXGBE_FCTRL_UPE;
1861 } else {
1862 fctrl &= ~(IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
1863 }
3d01625a 1864 vlnctrl |= IXGBE_VLNCTRL_VFE;
2c5645cf 1865 hw->addr_ctrl.user_set_promisc = 0;
9a799d71
AK		 1866 }
1867
1868 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
3d01625a 1869 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
9a799d71 1870
2c5645cf
CL		 1871 /* reprogram secondary unicast list */
1872 addr_count = netdev->uc_count;
1873 if (addr_count)
1874 addr_list = netdev->uc_list->dmi_addr;
c44ade9e
JB		 1875 hw->mac.ops.update_uc_addr_list(hw, addr_list, addr_count,
1876 ixgbe_addr_list_itr);
9a799d71 1877
2c5645cf
CL		 1878 /* reprogram multicast list */
1879 addr_count = netdev->mc_count;
1880 if (addr_count)
1881 addr_list = netdev->mc_list->dmi_addr;
c44ade9e
JB		 1882 hw->mac.ops.update_mc_addr_list(hw, addr_list, addr_count,
1883 ixgbe_addr_list_itr);
9a799d71
AK		 1884}
1885
021230d4
AV		 1886static void ixgbe_napi_enable_all(struct ixgbe_adapter *adapter)
1887{
1888 int q_idx;
1889 struct ixgbe_q_vector *q_vector;
1890 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
1891
1892 /* legacy and MSI only use one vector */
1893 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
1894 q_vectors = 1;
1895
1896 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
f0848276 1897 struct napi_struct *napi;
021230d4
AV		 1898 q_vector = &adapter->q_vector[q_idx];
1899 if (!q_vector->rxr_count)
1900 continue;
f0848276
JB		 1901 napi = &q_vector->napi;
1902 if ((adapter->flags & IXGBE_FLAG_MSIX_ENABLED) &&
1903 (q_vector->rxr_count > 1))
1904 napi->poll = &ixgbe_clean_rxonly_many;
1905
1906 napi_enable(napi);
021230d4
AV		 1907 }
1908}
1909
1910static void ixgbe_napi_disable_all(struct ixgbe_adapter *adapter)
1911{
1912 int q_idx;
1913 struct ixgbe_q_vector *q_vector;
1914 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
1915
1916 /* legacy and MSI only use one vector */
1917 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
1918 q_vectors = 1;
1919
1920 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
1921 q_vector = &adapter->q_vector[q_idx];
1922 if (!q_vector->rxr_count)
1923 continue;
1924 napi_disable(&q_vector->napi);
1925 }
1926}
1927
7a6b6f51 1928#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 1929/*
1930 * ixgbe_configure_dcb - Configure DCB hardware
1931 * @adapter: ixgbe adapter struct
1932 *
1933 * This is called by the driver on open to configure the DCB hardware.
1934 * This is also called by the gennetlink interface when reconfiguring
1935 * the DCB state.
1936 */
1937static void ixgbe_configure_dcb(struct ixgbe_adapter *adapter)
1938{
1939 struct ixgbe_hw *hw = &adapter->hw;
1940 u32 txdctl, vlnctrl;
1941 int i, j;
1942
1943 ixgbe_dcb_check_config(&adapter->dcb_cfg);
1944 ixgbe_dcb_calculate_tc_credits(&adapter->dcb_cfg, DCB_TX_CONFIG);
1945 ixgbe_dcb_calculate_tc_credits(&adapter->dcb_cfg, DCB_RX_CONFIG);
1946
1947 /* reconfigure the hardware */
1948 ixgbe_dcb_hw_config(&adapter->hw, &adapter->dcb_cfg);
1949
1950 for (i = 0; i < adapter->num_tx_queues; i++) {
1951 j = adapter->tx_ring[i].reg_idx;
1952 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
1953 /* PThresh workaround for Tx hang with DFP enabled. */
1954 txdctl |= 32;
1955 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl);
1956 }
1957 /* Enable VLAN tag insert/strip */
1958 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
1959 vlnctrl |= IXGBE_VLNCTRL_VME | IXGBE_VLNCTRL_VFE;
1960 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
1961 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
1962 hw->mac.ops.set_vfta(&adapter->hw, 0, 0, true);
1963}
1964
1965#endif
9a799d71
AK		 1966static void ixgbe_configure(struct ixgbe_adapter *adapter)
1967{
1968 struct net_device *netdev = adapter->netdev;
1969 int i;
1970
2c5645cf 1971 ixgbe_set_rx_mode(netdev);
9a799d71
AK		 1972
1973 ixgbe_restore_vlan(adapter);
7a6b6f51 1974#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 1975 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
1976 netif_set_gso_max_size(netdev, 32768);
1977 ixgbe_configure_dcb(adapter);
1978 } else {
1979 netif_set_gso_max_size(netdev, 65536);
1980 }
1981#else
1982 netif_set_gso_max_size(netdev, 65536);
1983#endif
9a799d71
AK		 1984
1985 ixgbe_configure_tx(adapter);
1986 ixgbe_configure_rx(adapter);
1987 for (i = 0; i < adapter->num_rx_queues; i++)
1988 ixgbe_alloc_rx_buffers(adapter, &adapter->rx_ring[i],
b4617240 1989 (adapter->rx_ring[i].count - 1));
9a799d71
AK		 1990}
1991
1992static int ixgbe_up_complete(struct ixgbe_adapter *adapter)
1993{
1994 struct net_device *netdev = adapter->netdev;
9a799d71 1995 struct ixgbe_hw *hw = &adapter->hw;
021230d4 1996 int i, j = 0;
9a799d71 1997 int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
021230d4
AV		 1998 u32 txdctl, rxdctl, mhadd;
1999 u32 gpie;
9a799d71 2000
5eba3699
AV		 2001 ixgbe_get_hw_control(adapter);
2002
021230d4
AV		 2003 if ((adapter->flags & IXGBE_FLAG_MSIX_ENABLED) ||
2004 (adapter->flags & IXGBE_FLAG_MSI_ENABLED)) {
9a799d71
AK		 2005 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
2006 gpie = (IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_EIAME |
b4617240 2007 IXGBE_GPIE_PBA_SUPPORT | IXGBE_GPIE_OCD);
9a799d71
AK		 2008 } else {
2009 /* MSI only */
021230d4 2010 gpie = 0;
9a799d71 2011 }
021230d4
AV		 2012 /* XXX: to interrupt immediately for EICS writes, enable this */
2013 /* gpie |= IXGBE_GPIE_EIMEN; */
2014 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
9a799d71
AK		 2015 }
2016
021230d4
AV		 2017 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
2018 /* legacy interrupts, use EIAM to auto-mask when reading EICR,
2019 * specifically only auto mask tx and rx interrupts */
2020 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
2021 }
9a799d71 2022
0befdb3e
JB		 2023 /* Enable fan failure interrupt if media type is copper */
2024 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
2025 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
2026 gpie |= IXGBE_SDP1_GPIEN;
2027 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
2028 }
2029
021230d4 2030 mhadd = IXGBE_READ_REG(hw, IXGBE_MHADD);
9a799d71
AK		 2031 if (max_frame != (mhadd >> IXGBE_MHADD_MFS_SHIFT)) {
2032 mhadd &= ~IXGBE_MHADD_MFS_MASK;
2033 mhadd |= max_frame << IXGBE_MHADD_MFS_SHIFT;
2034
2035 IXGBE_WRITE_REG(hw, IXGBE_MHADD, mhadd);
2036 }
2037
2038 for (i = 0; i < adapter->num_tx_queues; i++) {
021230d4
AV		 2039 j = adapter->tx_ring[i].reg_idx;
2040 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
e01c31a5
JB		 2041 /* enable WTHRESH=8 descriptors, to encourage burst writeback */
2042 txdctl |= (8 << 16);
9a799d71 2043 txdctl |= IXGBE_TXDCTL_ENABLE;
021230d4 2044 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl);
9a799d71
AK		 2045 }
2046
2047 for (i = 0; i < adapter->num_rx_queues; i++) {
021230d4
AV		 2048 j = adapter->rx_ring[i].reg_idx;
2049 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
2050 /* enable PTHRESH=32 descriptors (half the internal cache)
2051 * and HTHRESH=0 descriptors (to minimize latency on fetch),
2052 * this also removes a pesky rx_no_buffer_count increment */
2053 rxdctl |= 0x0020;
9a799d71 2054 rxdctl |= IXGBE_RXDCTL_ENABLE;
021230d4 2055 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), rxdctl);
9a799d71
AK		 2056 }
2057 /* enable all receives */
2058 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
2059 rxdctl |= (IXGBE_RXCTRL_DMBYPS | IXGBE_RXCTRL_RXEN);
2060 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxdctl);
2061
2062 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
2063 ixgbe_configure_msix(adapter);
2064 else
2065 ixgbe_configure_msi_and_legacy(adapter);
2066
2067 clear_bit(__IXGBE_DOWN, &adapter->state);
021230d4
AV		 2068 ixgbe_napi_enable_all(adapter);
2069
2070 /* clear any pending interrupts, may auto mask */
2071 IXGBE_READ_REG(hw, IXGBE_EICR);
2072
9a799d71
AK		 2073 ixgbe_irq_enable(adapter);
2074
2075 /* bring the link up in the watchdog, this could race with our first
2076 * link up interrupt but shouldn't be a problem */
cf8280ee
JB		 2077 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
2078 adapter->link_check_timeout = jiffies;
9a799d71
AK		 2079 mod_timer(&adapter->watchdog_timer, jiffies);
2080 return 0;
2081}
2082
d4f80882
AV		 2083void ixgbe_reinit_locked(struct ixgbe_adapter *adapter)
2084{
2085 WARN_ON(in_interrupt());
2086 while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state))
2087 msleep(1);
2088 ixgbe_down(adapter);
2089 ixgbe_up(adapter);
2090 clear_bit(__IXGBE_RESETTING, &adapter->state);
2091}
2092
9a799d71
AK		 2093int ixgbe_up(struct ixgbe_adapter *adapter)
2094{
2095 /* hardware has been reset, we need to reload some things */
2096 ixgbe_configure(adapter);
2097
2098 return ixgbe_up_complete(adapter);
2099}
2100
2101void ixgbe_reset(struct ixgbe_adapter *adapter)
2102{
c44ade9e
JB		 2103 struct ixgbe_hw *hw = &adapter->hw;
2104 if (hw->mac.ops.init_hw(hw))
2105 dev_err(&adapter->pdev->dev, "Hardware Error\n");
9a799d71
AK		 2106
2107 /* reprogram the RAR[0] in case user changed it. */
c44ade9e 2108 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, 0, IXGBE_RAH_AV);
9a799d71
AK		 2109
2110}
2111
9a799d71
AK		 2112/**
2113 * ixgbe_clean_rx_ring - Free Rx Buffers per Queue
2114 * @adapter: board private structure
2115 * @rx_ring: ring to free buffers from
2116 **/
2117static void ixgbe_clean_rx_ring(struct ixgbe_adapter *adapter,
b4617240 2118 struct ixgbe_ring *rx_ring)
9a799d71
AK		 2119{
2120 struct pci_dev *pdev = adapter->pdev;
2121 unsigned long size;
2122 unsigned int i;
2123
2124 /* Free all the Rx ring sk_buffs */
2125
2126 for (i = 0; i < rx_ring->count; i++) {
2127 struct ixgbe_rx_buffer *rx_buffer_info;
2128
2129 rx_buffer_info = &rx_ring->rx_buffer_info[i];
2130 if (rx_buffer_info->dma) {
2131 pci_unmap_single(pdev, rx_buffer_info->dma,
b4617240
PW		 2132 rx_ring->rx_buf_len,
2133 PCI_DMA_FROMDEVICE);
9a799d71
AK		 2134 rx_buffer_info->dma = 0;
2135 }
2136 if (rx_buffer_info->skb) {
2137 dev_kfree_skb(rx_buffer_info->skb);
2138 rx_buffer_info->skb = NULL;
2139 }
2140 if (!rx_buffer_info->page)
2141 continue;
762f4c57
JB		 2142 pci_unmap_page(pdev, rx_buffer_info->page_dma, PAGE_SIZE / 2,
2143 PCI_DMA_FROMDEVICE);
9a799d71 2144 rx_buffer_info->page_dma = 0;
9a799d71
AK		 2145 put_page(rx_buffer_info->page);
2146 rx_buffer_info->page = NULL;
762f4c57 2147 rx_buffer_info->page_offset = 0;
9a799d71
AK		 2148 }
2149
2150 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
2151 memset(rx_ring->rx_buffer_info, 0, size);
2152
2153 /* Zero out the descriptor ring */
2154 memset(rx_ring->desc, 0, rx_ring->size);
2155
2156 rx_ring->next_to_clean = 0;
2157 rx_ring->next_to_use = 0;
2158
2159 writel(0, adapter->hw.hw_addr + rx_ring->head);
2160 writel(0, adapter->hw.hw_addr + rx_ring->tail);
2161}
2162
2163/**
2164 * ixgbe_clean_tx_ring - Free Tx Buffers
2165 * @adapter: board private structure
2166 * @tx_ring: ring to be cleaned
2167 **/
2168static void ixgbe_clean_tx_ring(struct ixgbe_adapter *adapter,
b4617240 2169 struct ixgbe_ring *tx_ring)
9a799d71
AK		 2170{
2171 struct ixgbe_tx_buffer *tx_buffer_info;
2172 unsigned long size;
2173 unsigned int i;
2174
2175 /* Free all the Tx ring sk_buffs */
2176
2177 for (i = 0; i < tx_ring->count; i++) {
2178 tx_buffer_info = &tx_ring->tx_buffer_info[i];
2179 ixgbe_unmap_and_free_tx_resource(adapter, tx_buffer_info);
2180 }
2181
2182 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
2183 memset(tx_ring->tx_buffer_info, 0, size);
2184
2185 /* Zero out the descriptor ring */
2186 memset(tx_ring->desc, 0, tx_ring->size);
2187
2188 tx_ring->next_to_use = 0;
2189 tx_ring->next_to_clean = 0;
2190
2191 writel(0, adapter->hw.hw_addr + tx_ring->head);
2192 writel(0, adapter->hw.hw_addr + tx_ring->tail);
2193}
2194
2195/**
021230d4 2196 * ixgbe_clean_all_rx_rings - Free Rx Buffers for all queues
9a799d71
AK		 2197 * @adapter: board private structure
2198 **/
021230d4 2199static void ixgbe_clean_all_rx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 2200{
2201 int i;
2202
021230d4
AV		 2203 for (i = 0; i < adapter->num_rx_queues; i++)
2204 ixgbe_clean_rx_ring(adapter, &adapter->rx_ring[i]);
9a799d71
AK		 2205}
2206
2207/**
021230d4 2208 * ixgbe_clean_all_tx_rings - Free Tx Buffers for all queues
9a799d71
AK		 2209 * @adapter: board private structure
2210 **/
021230d4 2211static void ixgbe_clean_all_tx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 2212{
2213 int i;
2214
021230d4
AV		 2215 for (i = 0; i < adapter->num_tx_queues; i++)
2216 ixgbe_clean_tx_ring(adapter, &adapter->tx_ring[i]);
9a799d71
AK		 2217}
2218
2219void ixgbe_down(struct ixgbe_adapter *adapter)
2220{
2221 struct net_device *netdev = adapter->netdev;
7f821875 2222 struct ixgbe_hw *hw = &adapter->hw;
9a799d71 2223 u32 rxctrl;
7f821875
JB		 2224 u32 txdctl;
2225 int i, j;
9a799d71
AK		 2226
2227 /* signal that we are down to the interrupt handler */
2228 set_bit(__IXGBE_DOWN, &adapter->state);
2229
2230 /* disable receives */
7f821875
JB		 2231 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
2232 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
9a799d71
AK		 2233
2234 netif_tx_disable(netdev);
2235
7f821875 2236 IXGBE_WRITE_FLUSH(hw);
9a799d71
AK		 2237 msleep(10);
2238
7f821875
JB		 2239 netif_tx_stop_all_queues(netdev);
2240
9a799d71
AK		 2241 ixgbe_irq_disable(adapter);
2242
021230d4 2243 ixgbe_napi_disable_all(adapter);
7f821875 2244
9a799d71 2245 del_timer_sync(&adapter->watchdog_timer);
cf8280ee 2246 cancel_work_sync(&adapter->watchdog_task);
9a799d71 2247
7f821875
JB		 2248 /* disable transmits in the hardware now that interrupts are off */
2249 for (i = 0; i < adapter->num_tx_queues; i++) {
2250 j = adapter->tx_ring[i].reg_idx;
2251 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
2252 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j),
2253 (txdctl & ~IXGBE_TXDCTL_ENABLE));
2254 }
2255
9a799d71 2256 netif_carrier_off(netdev);
9a799d71 2257
5dd2d332 2258#ifdef CONFIG_IXGBE_DCA
96b0e0f6
JB		 2259 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
2260 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
2261 dca_remove_requester(&adapter->pdev->dev);
2262 }
2263
2264#endif
6f4a0e45
PL		 2265 if (!pci_channel_offline(adapter->pdev))
2266 ixgbe_reset(adapter);
9a799d71
AK		 2267 ixgbe_clean_all_tx_rings(adapter);
2268 ixgbe_clean_all_rx_rings(adapter);
2269
5dd2d332 2270#ifdef CONFIG_IXGBE_DCA
96b0e0f6
JB		 2271 /* since we reset the hardware DCA settings were cleared */
2272 if (dca_add_requester(&adapter->pdev->dev) == 0) {
2273 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
2274 /* always use CB2 mode, difference is masked
2275 * in the CB driver */
b4617240 2276 IXGBE_WRITE_REG(hw, IXGBE_DCA_CTRL, 2);
96b0e0f6
JB		 2277 ixgbe_setup_dca(adapter);
2278 }
2279#endif
9a799d71
AK		 2280}
2281
9a799d71 2282/**
021230d4
AV		 2283 * ixgbe_poll - NAPI Rx polling callback
2284 * @napi: structure for representing this polling device
2285 * @budget: how many packets driver is allowed to clean
2286 *
2287 * This function is used for legacy and MSI, NAPI mode
9a799d71 2288 **/
021230d4 2289static int ixgbe_poll(struct napi_struct *napi, int budget)
9a799d71 2290{
021230d4 2291 struct ixgbe_q_vector *q_vector = container_of(napi,
b4617240 2292 struct ixgbe_q_vector, napi);
021230d4 2293 struct ixgbe_adapter *adapter = q_vector->adapter;
74ce8dd2 2294 int tx_cleaned, work_done = 0;
9a799d71 2295
5dd2d332 2296#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 2297 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
2298 ixgbe_update_tx_dca(adapter, adapter->tx_ring);
2299 ixgbe_update_rx_dca(adapter, adapter->rx_ring);
2300 }
2301#endif
2302
d2c7ddd6 2303 tx_cleaned = ixgbe_clean_tx_irq(adapter, adapter->tx_ring);
021230d4 2304 ixgbe_clean_rx_irq(adapter, adapter->rx_ring, &work_done, budget);
9a799d71 2305
d2c7ddd6
DM		 2306 if (tx_cleaned)
2307 work_done = budget;
2308
53e52c72
DM		 2309 /* If budget not fully consumed, exit the polling mode */
2310 if (work_done < budget) {
021230d4 2311 netif_rx_complete(adapter->netdev, napi);
30efa5a3 2312 if (adapter->itr_setting & 3)
f494e8fa 2313 ixgbe_set_itr(adapter);
d4f80882
AV		 2314 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2315 ixgbe_irq_enable(adapter);
9a799d71 2316 }
9a799d71
AK		 2317 return work_done;
2318}
2319
2320/**
2321 * ixgbe_tx_timeout - Respond to a Tx Hang
2322 * @netdev: network interface device structure
2323 **/
2324static void ixgbe_tx_timeout(struct net_device *netdev)
2325{
2326 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2327
2328 /* Do the reset outside of interrupt context */
2329 schedule_work(&adapter->reset_task);
2330}
2331
2332static void ixgbe_reset_task(struct work_struct *work)
2333{
2334 struct ixgbe_adapter *adapter;
2335 adapter = container_of(work, struct ixgbe_adapter, reset_task);
2336
2f90b865
AD		 2337 /* If we're already down or resetting, just bail */
2338 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
2339 test_bit(__IXGBE_RESETTING, &adapter->state))
2340 return;
2341
9a799d71
AK		 2342 adapter->tx_timeout_count++;
2343
d4f80882 2344 ixgbe_reinit_locked(adapter);
9a799d71
AK		 2345}
2346
b9804972
JB		 2347static void ixgbe_set_num_queues(struct ixgbe_adapter *adapter)
2348{
2349 int nrq = 1, ntq = 1;
2350 int feature_mask = 0, rss_i, rss_m;
2f90b865 2351 int dcb_i, dcb_m;
b9804972
JB		 2352
2353 /* Number of supported queues */
2354 switch (adapter->hw.mac.type) {
2355 case ixgbe_mac_82598EB:
2f90b865
AD		 2356 dcb_i = adapter->ring_feature[RING_F_DCB].indices;
2357 dcb_m = 0;
b9804972
JB		 2358 rss_i = adapter->ring_feature[RING_F_RSS].indices;
2359 rss_m = 0;
2360 feature_mask |= IXGBE_FLAG_RSS_ENABLED;
2f90b865 2361 feature_mask |= IXGBE_FLAG_DCB_ENABLED;
b9804972
JB		 2362
2363 switch (adapter->flags & feature_mask) {
2f90b865
AD		 2364 case (IXGBE_FLAG_RSS_ENABLED | IXGBE_FLAG_DCB_ENABLED):
2365 dcb_m = 0x7 << 3;
2366 rss_i = min(8, rss_i);
2367 rss_m = 0x7;
2368 nrq = dcb_i * rss_i;
2369 ntq = min(MAX_TX_QUEUES, dcb_i * rss_i);
2370 break;
2371 case (IXGBE_FLAG_DCB_ENABLED):
2372 dcb_m = 0x7 << 3;
2373 nrq = dcb_i;
2374 ntq = dcb_i;
2375 break;
b9804972
JB		 2376 case (IXGBE_FLAG_RSS_ENABLED):
2377 rss_m = 0xF;
2378 nrq = rss_i;
2379 ntq = rss_i;
2380 break;
2381 case 0:
2382 default:
2f90b865
AD		 2383 dcb_i = 0;
2384 dcb_m = 0;
b9804972
JB		 2385 rss_i = 0;
2386 rss_m = 0;
2387 nrq = 1;
2388 ntq = 1;
2389 break;
2390 }
2391
2f90b865
AD		 2392 /* Sanity check, we should never have zero queues */
2393 nrq = (nrq ?:1);
2394 ntq = (ntq ?:1);
2395
2396 adapter->ring_feature[RING_F_DCB].indices = dcb_i;
2397 adapter->ring_feature[RING_F_DCB].mask = dcb_m;
b9804972
JB		 2398 adapter->ring_feature[RING_F_RSS].indices = rss_i;
2399 adapter->ring_feature[RING_F_RSS].mask = rss_m;
2400 break;
2401 default:
2402 nrq = 1;
2403 ntq = 1;
2404 break;
2405 }
2406
2407 adapter->num_rx_queues = nrq;
2408 adapter->num_tx_queues = ntq;
2409}
2410
021230d4 2411static void ixgbe_acquire_msix_vectors(struct ixgbe_adapter *adapter,
b4617240 2412 int vectors)
021230d4
AV		 2413{
2414 int err, vector_threshold;
2415
2416 /* We'll want at least 3 (vector_threshold):
2417 * 1) TxQ[0] Cleanup
2418 * 2) RxQ[0] Cleanup
2419 * 3) Other (Link Status Change, etc.)
2420 * 4) TCP Timer (optional)
2421 */
2422 vector_threshold = MIN_MSIX_COUNT;
2423
2424 /* The more we get, the more we will assign to Tx/Rx Cleanup
2425 * for the separate queues...where Rx Cleanup >= Tx Cleanup.
2426 * Right now, we simply care about how many we'll get; we'll
2427 * set them up later while requesting irq's.
2428 */
2429 while (vectors >= vector_threshold) {
2430 err = pci_enable_msix(adapter->pdev, adapter->msix_entries,
b4617240 2431 vectors);
021230d4
AV		 2432 if (!err) /* Success in acquiring all requested vectors. */
2433 break;
2434 else if (err < 0)
2435 vectors = 0; /* Nasty failure, quit now */
2436 else /* err == number of vectors we should try again with */
2437 vectors = err;
2438 }
2439
2440 if (vectors < vector_threshold) {
2441 /* Can't allocate enough MSI-X interrupts? Oh well.
2442 * This just means we'll go with either a single MSI
2443 * vector or fall back to legacy interrupts.
2444 */
2445 DPRINTK(HW, DEBUG, "Unable to allocate MSI-X interrupts\n");
2446 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
2447 kfree(adapter->msix_entries);
2448 adapter->msix_entries = NULL;
2f90b865 2449 adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED;
021230d4 2450 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
b9804972 2451 ixgbe_set_num_queues(adapter);
021230d4
AV		 2452 } else {
2453 adapter->flags |= IXGBE_FLAG_MSIX_ENABLED; /* Woot! */
2454 adapter->num_msix_vectors = vectors;
2455 }
2456}
2457
021230d4
AV		 2458/**
2459 * ixgbe_cache_ring_register - Descriptor ring to register mapping
2460 * @adapter: board private structure to initialize
2461 *
2462 * Once we know the feature-set enabled for the device, we'll cache
2463 * the register offset the descriptor ring is assigned to.
2464 **/
feea6a57 2465static void ixgbe_cache_ring_register(struct ixgbe_adapter *adapter)
021230d4 2466{
021230d4
AV		 2467 int feature_mask = 0, rss_i;
2468 int i, txr_idx, rxr_idx;
2f90b865 2469 int dcb_i;
021230d4
AV		 2470
2471 /* Number of supported queues */
2472 switch (adapter->hw.mac.type) {
2473 case ixgbe_mac_82598EB:
2f90b865 2474 dcb_i = adapter->ring_feature[RING_F_DCB].indices;
021230d4
AV		 2475 rss_i = adapter->ring_feature[RING_F_RSS].indices;
2476 txr_idx = 0;
2477 rxr_idx = 0;
2f90b865 2478 feature_mask |= IXGBE_FLAG_DCB_ENABLED;
021230d4
AV		 2479 feature_mask |= IXGBE_FLAG_RSS_ENABLED;
2480 switch (adapter->flags & feature_mask) {
2f90b865
AD		 2481 case (IXGBE_FLAG_RSS_ENABLED | IXGBE_FLAG_DCB_ENABLED):
2482 for (i = 0; i < dcb_i; i++) {
2483 int j;
2484 /* Rx first */
2485 for (j = 0; j < adapter->num_rx_queues; j++) {
2486 adapter->rx_ring[rxr_idx].reg_idx =
2487 i << 3 | j;
2488 rxr_idx++;
2489 }
2490 /* Tx now */
2491 for (j = 0; j < adapter->num_tx_queues; j++) {
2492 adapter->tx_ring[txr_idx].reg_idx =
2493 i << 2 | (j >> 1);
2494 if (j & 1)
2495 txr_idx++;
2496 }
2497 }
2498 case (IXGBE_FLAG_DCB_ENABLED):
2499 /* the number of queues is assumed to be symmetric */
2500 for (i = 0; i < dcb_i; i++) {
2501 adapter->rx_ring[i].reg_idx = i << 3;
2502 adapter->tx_ring[i].reg_idx = i << 2;
2503 }
2504 break;
021230d4
AV		 2505 case (IXGBE_FLAG_RSS_ENABLED):
2506 for (i = 0; i < adapter->num_rx_queues; i++)
2507 adapter->rx_ring[i].reg_idx = i;
2508 for (i = 0; i < adapter->num_tx_queues; i++)
2509 adapter->tx_ring[i].reg_idx = i;
2510 break;
2511 case 0:
2512 default:
2513 break;
2514 }
2515 break;
2516 default:
2517 break;
2518 }
2519}
2520
9a799d71
AK		 2521/**
2522 * ixgbe_alloc_queues - Allocate memory for all rings
2523 * @adapter: board private structure to initialize
2524 *
2525 * We allocate one ring per queue at run-time since we don't know the
a4d2f34b 2526 * number of queues at compile-time.
9a799d71 2527 **/
2f90b865 2528static int ixgbe_alloc_queues(struct ixgbe_adapter *adapter)
9a799d71
AK		 2529{
2530 int i;
2531
2532 adapter->tx_ring = kcalloc(adapter->num_tx_queues,
b4617240 2533 sizeof(struct ixgbe_ring), GFP_KERNEL);
9a799d71 2534 if (!adapter->tx_ring)
021230d4 2535 goto err_tx_ring_allocation;
9a799d71
AK		 2536
2537 adapter->rx_ring = kcalloc(adapter->num_rx_queues,
b4617240 2538 sizeof(struct ixgbe_ring), GFP_KERNEL);
021230d4
AV		 2539 if (!adapter->rx_ring)
2540 goto err_rx_ring_allocation;
9a799d71 2541
021230d4 2542 for (i = 0; i < adapter->num_tx_queues; i++) {
b9804972 2543 adapter->tx_ring[i].count = adapter->tx_ring_count;
021230d4
AV		 2544 adapter->tx_ring[i].queue_index = i;
2545 }
b9804972 2546
9a799d71 2547 for (i = 0; i < adapter->num_rx_queues; i++) {
b9804972 2548 adapter->rx_ring[i].count = adapter->rx_ring_count;
021230d4
AV		 2549 adapter->rx_ring[i].queue_index = i;
2550 }
2551
2552 ixgbe_cache_ring_register(adapter);
2553
2554 return 0;
2555
2556err_rx_ring_allocation:
2557 kfree(adapter->tx_ring);
2558err_tx_ring_allocation:
2559 return -ENOMEM;
2560}
2561
2562/**
2563 * ixgbe_set_interrupt_capability - set MSI-X or MSI if supported
2564 * @adapter: board private structure to initialize
2565 *
2566 * Attempt to configure the interrupts using the best available
2567 * capabilities of the hardware and the kernel.
2568 **/
feea6a57 2569static int ixgbe_set_interrupt_capability(struct ixgbe_adapter *adapter)
021230d4
AV		 2570{
2571 int err = 0;
2572 int vector, v_budget;
2573
2574 /*
2575 * It's easy to be greedy for MSI-X vectors, but it really
2576 * doesn't do us much good if we have a lot more vectors
2577 * than CPU's. So let's be conservative and only ask for
2578 * (roughly) twice the number of vectors as there are CPU's.
2579 */
2580 v_budget = min(adapter->num_rx_queues + adapter->num_tx_queues,
b4617240 2581 (int)(num_online_cpus() * 2)) + NON_Q_VECTORS;
021230d4
AV		 2582
2583 /*
2584 * At the same time, hardware can only support a maximum of
2585 * MAX_MSIX_COUNT vectors. With features such as RSS and VMDq,
2586 * we can easily reach upwards of 64 Rx descriptor queues and
2587 * 32 Tx queues. Thus, we cap it off in those rare cases where
2588 * the cpu count also exceeds our vector limit.
2589 */
2590 v_budget = min(v_budget, MAX_MSIX_COUNT);
2591
2592 /* A failure in MSI-X entry allocation isn't fatal, but it does
2593 * mean we disable MSI-X capabilities of the adapter. */
2594 adapter->msix_entries = kcalloc(v_budget,
b4617240 2595 sizeof(struct msix_entry), GFP_KERNEL);
021230d4 2596 if (!adapter->msix_entries) {
2f90b865 2597 adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED;
021230d4
AV		 2598 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
2599 ixgbe_set_num_queues(adapter);
2600 kfree(adapter->tx_ring);
2601 kfree(adapter->rx_ring);
2602 err = ixgbe_alloc_queues(adapter);
2603 if (err) {
2604 DPRINTK(PROBE, ERR, "Unable to allocate memory "
b4617240 2605 "for queues\n");
021230d4
AV		 2606 goto out;
2607 }
2608
2609 goto try_msi;
2610 }
2611
2612 for (vector = 0; vector < v_budget; vector++)
2613 adapter->msix_entries[vector].entry = vector;
2614
2615 ixgbe_acquire_msix_vectors(adapter, v_budget);
2616
2617 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
2618 goto out;
2619
2620try_msi:
2621 err = pci_enable_msi(adapter->pdev);
2622 if (!err) {
2623 adapter->flags |= IXGBE_FLAG_MSI_ENABLED;
2624 } else {
2625 DPRINTK(HW, DEBUG, "Unable to allocate MSI interrupt, "
b4617240 2626 "falling back to legacy. Error: %d\n", err);
021230d4
AV		 2627 /* reset err */
2628 err = 0;
2629 }
2630
2631out:
30eba97a 2632 /* Notify the stack of the (possibly) reduced Tx Queue count. */
fd2ea0a7 2633 adapter->netdev->real_num_tx_queues = adapter->num_tx_queues;
021230d4
AV		 2634
2635 return err;
2636}
2637
2f90b865 2638void ixgbe_reset_interrupt_capability(struct ixgbe_adapter *adapter)
021230d4
AV		 2639{
2640 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
2641 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
2642 pci_disable_msix(adapter->pdev);
2643 kfree(adapter->msix_entries);
2644 adapter->msix_entries = NULL;
2645 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
2646 adapter->flags &= ~IXGBE_FLAG_MSI_ENABLED;
2647 pci_disable_msi(adapter->pdev);
2648 }
2649 return;
2650}
2651
2652/**
2653 * ixgbe_init_interrupt_scheme - Determine proper interrupt scheme
2654 * @adapter: board private structure to initialize
2655 *
2656 * We determine which interrupt scheme to use based on...
2657 * - Kernel support (MSI, MSI-X)
2658 * - which can be user-defined (via MODULE_PARAM)
2659 * - Hardware queue count (num_*_queues)
2660 * - defined by miscellaneous hardware support/features (RSS, etc.)
2661 **/
2f90b865 2662int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter)
021230d4
AV		 2663{
2664 int err;
2665
2666 /* Number of supported queues */
2667 ixgbe_set_num_queues(adapter);
2668
2669 err = ixgbe_alloc_queues(adapter);
2670 if (err) {
2671 DPRINTK(PROBE, ERR, "Unable to allocate memory for queues\n");
2672 goto err_alloc_queues;
2673 }
2674
2675 err = ixgbe_set_interrupt_capability(adapter);
2676 if (err) {
2677 DPRINTK(PROBE, ERR, "Unable to setup interrupt capabilities\n");
2678 goto err_set_interrupt;
9a799d71
AK		 2679 }
2680
021230d4 2681 DPRINTK(DRV, INFO, "Multiqueue %s: Rx Queue count = %u, "
b4617240
PW		 2682 "Tx Queue count = %u\n",
2683 (adapter->num_rx_queues > 1) ? "Enabled" :
2684 "Disabled", adapter->num_rx_queues, adapter->num_tx_queues);
021230d4
AV		 2685
2686 set_bit(__IXGBE_DOWN, &adapter->state);
2687
9a799d71 2688 return 0;
021230d4
AV		 2689
2690err_set_interrupt:
2691 kfree(adapter->tx_ring);
2692 kfree(adapter->rx_ring);
2693err_alloc_queues:
2694 return err;
9a799d71
AK		 2695}
2696
c4900be0
DS		 2697/**
2698 * ixgbe_sfp_timer - worker thread to find a missing module
2699 * @data: pointer to our adapter struct
2700 **/
2701static void ixgbe_sfp_timer(unsigned long data)
2702{
2703 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
2704
2705 /* Do the sfp_timer outside of interrupt context due to the
2706 * delays that sfp+ detection requires
2707 */
2708 schedule_work(&adapter->sfp_task);
2709}
2710
2711/**
2712 * ixgbe_sfp_task - worker thread to find a missing module
2713 * @work: pointer to work_struct containing our data
2714 **/
2715static void ixgbe_sfp_task(struct work_struct *work)
2716{
2717 struct ixgbe_adapter *adapter = container_of(work,
2718 struct ixgbe_adapter,
2719 sfp_task);
2720 struct ixgbe_hw *hw = &adapter->hw;
2721
2722 if ((hw->phy.type == ixgbe_phy_nl) &&
2723 (hw->phy.sfp_type == ixgbe_sfp_type_not_present)) {
2724 s32 ret = hw->phy.ops.identify_sfp(hw);
2725 if (ret)
2726 goto reschedule;
2727 ret = hw->phy.ops.reset(hw);
2728 if (ret == IXGBE_ERR_SFP_NOT_SUPPORTED) {
2729 DPRINTK(PROBE, ERR, "failed to initialize because an "
2730 "unsupported SFP+ module type was detected.\n"
2731 "Reload the driver after installing a "
2732 "supported module.\n");
2733 unregister_netdev(adapter->netdev);
2734 } else {
2735 DPRINTK(PROBE, INFO, "detected SFP+: %d\n",
2736 hw->phy.sfp_type);
2737 }
2738 /* don't need this routine any more */
2739 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
2740 }
2741 return;
2742reschedule:
2743 if (test_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state))
2744 mod_timer(&adapter->sfp_timer,
2745 round_jiffies(jiffies + (2 * HZ)));
2746}
2747
9a799d71
AK		 2748/**
2749 * ixgbe_sw_init - Initialize general software structures (struct ixgbe_adapter)
2750 * @adapter: board private structure to initialize
2751 *
2752 * ixgbe_sw_init initializes the Adapter private data structure.
2753 * Fields are initialized based on PCI device information and
2754 * OS network device settings (MTU size).
2755 **/
2756static int __devinit ixgbe_sw_init(struct ixgbe_adapter *adapter)
2757{
2758 struct ixgbe_hw *hw = &adapter->hw;
2759 struct pci_dev *pdev = adapter->pdev;
021230d4 2760 unsigned int rss;
7a6b6f51 2761#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 2762 int j;
2763 struct tc_configuration *tc;
2764#endif
021230d4 2765
c44ade9e
JB		 2766 /* PCI config space info */
2767
2768 hw->vendor_id = pdev->vendor;
2769 hw->device_id = pdev->device;
2770 hw->revision_id = pdev->revision;
2771 hw->subsystem_vendor_id = pdev->subsystem_vendor;
2772 hw->subsystem_device_id = pdev->subsystem_device;
2773
021230d4
AV		 2774 /* Set capability flags */
2775 rss = min(IXGBE_MAX_RSS_INDICES, (int)num_online_cpus());
2776 adapter->ring_feature[RING_F_RSS].indices = rss;
2777 adapter->flags |= IXGBE_FLAG_RSS_ENABLED;
2f90b865
AD		 2778 adapter->ring_feature[RING_F_DCB].indices = IXGBE_MAX_DCB_INDICES;
2779
7a6b6f51 2780#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 2781 /* Configure DCB traffic classes */
2782 for (j = 0; j < MAX_TRAFFIC_CLASS; j++) {
2783 tc = &adapter->dcb_cfg.tc_config[j];
2784 tc->path[DCB_TX_CONFIG].bwg_id = 0;
2785 tc->path[DCB_TX_CONFIG].bwg_percent = 12 + (j & 1);
2786 tc->path[DCB_RX_CONFIG].bwg_id = 0;
2787 tc->path[DCB_RX_CONFIG].bwg_percent = 12 + (j & 1);
2788 tc->dcb_pfc = pfc_disabled;
2789 }
2790 adapter->dcb_cfg.bw_percentage[DCB_TX_CONFIG][0] = 100;
2791 adapter->dcb_cfg.bw_percentage[DCB_RX_CONFIG][0] = 100;
2792 adapter->dcb_cfg.rx_pba_cfg = pba_equal;
2793 adapter->dcb_cfg.round_robin_enable = false;
2794 adapter->dcb_set_bitmap = 0x00;
2795 ixgbe_copy_dcb_cfg(&adapter->dcb_cfg, &adapter->temp_dcb_cfg,
2796 adapter->ring_feature[RING_F_DCB].indices);
2797
2798#endif
0befdb3e
JB		 2799 if (hw->mac.ops.get_media_type &&
2800 (hw->mac.ops.get_media_type(hw) == ixgbe_media_type_copper))
2801 adapter->flags |= IXGBE_FLAG_FAN_FAIL_CAPABLE;
9a799d71
AK		 2802
2803 /* default flow control settings */
2b9ade93
JB		 2804 hw->fc.original_type = ixgbe_fc_none;
2805 hw->fc.type = ixgbe_fc_none;
2806 hw->fc.high_water = IXGBE_DEFAULT_FCRTH;
2807 hw->fc.low_water = IXGBE_DEFAULT_FCRTL;
2808 hw->fc.pause_time = IXGBE_DEFAULT_FCPAUSE;
2809 hw->fc.send_xon = true;
9a799d71 2810
021230d4 2811 /* select 10G link by default */
9a799d71 2812 hw->mac.link_mode_select = IXGBE_AUTOC_LMS_10G_LINK_NO_AN;
9a799d71 2813
30efa5a3
JB		 2814 /* enable itr by default in dynamic mode */
2815 adapter->itr_setting = 1;
2816 adapter->eitr_param = 20000;
2817
2818 /* set defaults for eitr in MegaBytes */
2819 adapter->eitr_low = 10;
2820 adapter->eitr_high = 20;
2821
2822 /* set default ring sizes */
2823 adapter->tx_ring_count = IXGBE_DEFAULT_TXD;
2824 adapter->rx_ring_count = IXGBE_DEFAULT_RXD;
2825
9a799d71 2826 /* initialize eeprom parameters */
c44ade9e 2827 if (ixgbe_init_eeprom_params_generic(hw)) {
9a799d71
AK		 2828 dev_err(&pdev->dev, "EEPROM initialization failed\n");
2829 return -EIO;
2830 }
2831
021230d4 2832 /* enable rx csum by default */
9a799d71
AK		 2833 adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED;
2834
9a799d71
AK		 2835 set_bit(__IXGBE_DOWN, &adapter->state);
2836
2837 return 0;
2838}
2839
2840/**
2841 * ixgbe_setup_tx_resources - allocate Tx resources (Descriptors)
2842 * @adapter: board private structure
3a581073 2843 * @tx_ring: tx descriptor ring (for a specific queue) to setup
9a799d71
AK		 2844 *
2845 * Return 0 on success, negative on failure
2846 **/
2847int ixgbe_setup_tx_resources(struct ixgbe_adapter *adapter,
e01c31a5 2848 struct ixgbe_ring *tx_ring)
9a799d71
AK		 2849{
2850 struct pci_dev *pdev = adapter->pdev;
2851 int size;
2852
3a581073
JB		 2853 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
2854 tx_ring->tx_buffer_info = vmalloc(size);
e01c31a5
JB		 2855 if (!tx_ring->tx_buffer_info)
2856 goto err;
3a581073 2857 memset(tx_ring->tx_buffer_info, 0, size);
9a799d71
AK		 2858
2859 /* round up to nearest 4K */
e01c31a5
JB		 2860 tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc) +
2861 sizeof(u32);
3a581073 2862 tx_ring->size = ALIGN(tx_ring->size, 4096);
9a799d71 2863
3a581073
JB		 2864 tx_ring->desc = pci_alloc_consistent(pdev, tx_ring->size,
2865 &tx_ring->dma);
e01c31a5
JB		 2866 if (!tx_ring->desc)
2867 goto err;
9a799d71 2868
3a581073
JB		 2869 tx_ring->next_to_use = 0;
2870 tx_ring->next_to_clean = 0;
2871 tx_ring->work_limit = tx_ring->count;
9a799d71 2872 return 0;
e01c31a5
JB		 2873
2874err:
2875 vfree(tx_ring->tx_buffer_info);
2876 tx_ring->tx_buffer_info = NULL;
2877 DPRINTK(PROBE, ERR, "Unable to allocate memory for the transmit "
2878 "descriptor ring\n");
2879 return -ENOMEM;
9a799d71
AK		 2880}
2881
69888674
AD		 2882/**
2883 * ixgbe_setup_all_tx_resources - allocate all queues Tx resources
2884 * @adapter: board private structure
2885 *
2886 * If this function returns with an error, then it's possible one or
2887 * more of the rings is populated (while the rest are not). It is the
2888 * callers duty to clean those orphaned rings.
2889 *
2890 * Return 0 on success, negative on failure
2891 **/
2892static int ixgbe_setup_all_tx_resources(struct ixgbe_adapter *adapter)
2893{
2894 int i, err = 0;
2895
2896 for (i = 0; i < adapter->num_tx_queues; i++) {
2897 err = ixgbe_setup_tx_resources(adapter, &adapter->tx_ring[i]);
2898 if (!err)
2899 continue;
2900 DPRINTK(PROBE, ERR, "Allocation for Tx Queue %u failed\n", i);
2901 break;
2902 }
2903
2904 return err;
2905}
2906
9a799d71
AK		 2907/**
2908 * ixgbe_setup_rx_resources - allocate Rx resources (Descriptors)
2909 * @adapter: board private structure
3a581073 2910 * @rx_ring: rx descriptor ring (for a specific queue) to setup
9a799d71
AK		 2911 *
2912 * Returns 0 on success, negative on failure
2913 **/
2914int ixgbe_setup_rx_resources(struct ixgbe_adapter *adapter,
b4617240 2915 struct ixgbe_ring *rx_ring)
9a799d71
AK		 2916{
2917 struct pci_dev *pdev = adapter->pdev;
021230d4 2918 int size;
9a799d71 2919
177db6ff 2920 size = sizeof(struct net_lro_desc) * IXGBE_MAX_LRO_DESCRIPTORS;
3a581073
JB		 2921 rx_ring->lro_mgr.lro_arr = vmalloc(size);
2922 if (!rx_ring->lro_mgr.lro_arr)
177db6ff 2923 return -ENOMEM;
3a581073 2924 memset(rx_ring->lro_mgr.lro_arr, 0, size);
177db6ff 2925
3a581073
JB		 2926 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
2927 rx_ring->rx_buffer_info = vmalloc(size);
2928 if (!rx_ring->rx_buffer_info) {
9a799d71 2929 DPRINTK(PROBE, ERR,
b4617240 2930 "vmalloc allocation failed for the rx desc ring\n");
177db6ff 2931 goto alloc_failed;
9a799d71 2932 }
3a581073 2933 memset(rx_ring->rx_buffer_info, 0, size);
9a799d71 2934
9a799d71 2935 /* Round up to nearest 4K */
3a581073
JB		 2936 rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc);
2937 rx_ring->size = ALIGN(rx_ring->size, 4096);
9a799d71 2938
3a581073 2939 rx_ring->desc = pci_alloc_consistent(pdev, rx_ring->size, &rx_ring->dma);
9a799d71 2940
3a581073 2941 if (!rx_ring->desc) {
9a799d71 2942 DPRINTK(PROBE, ERR,
b4617240 2943 "Memory allocation failed for the rx desc ring\n");
3a581073 2944 vfree(rx_ring->rx_buffer_info);
177db6ff 2945 goto alloc_failed;
9a799d71
AK		 2946 }
2947
3a581073
JB		 2948 rx_ring->next_to_clean = 0;
2949 rx_ring->next_to_use = 0;
9a799d71
AK		 2950
2951 return 0;
177db6ff
MC		 2952
2953alloc_failed:
3a581073
JB		 2954 vfree(rx_ring->lro_mgr.lro_arr);
2955 rx_ring->lro_mgr.lro_arr = NULL;
177db6ff 2956 return -ENOMEM;
9a799d71
AK		 2957}
2958
69888674
AD		 2959/**
2960 * ixgbe_setup_all_rx_resources - allocate all queues Rx resources
2961 * @adapter: board private structure
2962 *
2963 * If this function returns with an error, then it's possible one or
2964 * more of the rings is populated (while the rest are not). It is the
2965 * callers duty to clean those orphaned rings.
2966 *
2967 * Return 0 on success, negative on failure
2968 **/
2969
2970static int ixgbe_setup_all_rx_resources(struct ixgbe_adapter *adapter)
2971{
2972 int i, err = 0;
2973
2974 for (i = 0; i < adapter->num_rx_queues; i++) {
2975 err = ixgbe_setup_rx_resources(adapter, &adapter->rx_ring[i]);
2976 if (!err)
2977 continue;
2978 DPRINTK(PROBE, ERR, "Allocation for Rx Queue %u failed\n", i);
2979 break;
2980 }
2981
2982 return err;
2983}
2984
9a799d71
AK		 2985/**
2986 * ixgbe_free_tx_resources - Free Tx Resources per Queue
2987 * @adapter: board private structure
2988 * @tx_ring: Tx descriptor ring for a specific queue
2989 *
2990 * Free all transmit software resources
2991 **/
c431f97e
JB		 2992void ixgbe_free_tx_resources(struct ixgbe_adapter *adapter,
2993 struct ixgbe_ring *tx_ring)
9a799d71
AK		 2994{
2995 struct pci_dev *pdev = adapter->pdev;
2996
2997 ixgbe_clean_tx_ring(adapter, tx_ring);
2998
2999 vfree(tx_ring->tx_buffer_info);
3000 tx_ring->tx_buffer_info = NULL;
3001
3002 pci_free_consistent(pdev, tx_ring->size, tx_ring->desc, tx_ring->dma);
3003
3004 tx_ring->desc = NULL;
3005}
3006
3007/**
3008 * ixgbe_free_all_tx_resources - Free Tx Resources for All Queues
3009 * @adapter: board private structure
3010 *
3011 * Free all transmit software resources
3012 **/
3013static void ixgbe_free_all_tx_resources(struct ixgbe_adapter *adapter)
3014{
3015 int i;
3016
3017 for (i = 0; i < adapter->num_tx_queues; i++)
3018 ixgbe_free_tx_resources(adapter, &adapter->tx_ring[i]);
3019}
3020
3021/**
b4617240 3022 * ixgbe_free_rx_resources - Free Rx Resources
9a799d71
AK		 3023 * @adapter: board private structure
3024 * @rx_ring: ring to clean the resources from
3025 *
3026 * Free all receive software resources
3027 **/
c431f97e
JB		 3028void ixgbe_free_rx_resources(struct ixgbe_adapter *adapter,
3029 struct ixgbe_ring *rx_ring)
9a799d71
AK		 3030{
3031 struct pci_dev *pdev = adapter->pdev;
3032
177db6ff
MC		 3033 vfree(rx_ring->lro_mgr.lro_arr);
3034 rx_ring->lro_mgr.lro_arr = NULL;
3035
9a799d71
AK		 3036 ixgbe_clean_rx_ring(adapter, rx_ring);
3037
3038 vfree(rx_ring->rx_buffer_info);
3039 rx_ring->rx_buffer_info = NULL;
3040
3041 pci_free_consistent(pdev, rx_ring->size, rx_ring->desc, rx_ring->dma);
3042
3043 rx_ring->desc = NULL;
3044}
3045
3046/**
3047 * ixgbe_free_all_rx_resources - Free Rx Resources for All Queues
3048 * @adapter: board private structure
3049 *
3050 * Free all receive software resources
3051 **/
3052static void ixgbe_free_all_rx_resources(struct ixgbe_adapter *adapter)
3053{
3054 int i;
3055
3056 for (i = 0; i < adapter->num_rx_queues; i++)
3057 ixgbe_free_rx_resources(adapter, &adapter->rx_ring[i]);
3058}
3059
9a799d71
AK		 3060/**
3061 * ixgbe_change_mtu - Change the Maximum Transfer Unit
3062 * @netdev: network interface device structure
3063 * @new_mtu: new value for maximum frame size
3064 *
3065 * Returns 0 on success, negative on failure
3066 **/
3067static int ixgbe_change_mtu(struct net_device *netdev, int new_mtu)
3068{
3069 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3070 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
3071
42c783c5
JB		 3072 /* MTU < 68 is an error and causes problems on some kernels */
3073 if ((new_mtu < 68) || (max_frame > IXGBE_MAX_JUMBO_FRAME_SIZE))
9a799d71
AK		 3074 return -EINVAL;
3075
021230d4 3076 DPRINTK(PROBE, INFO, "changing MTU from %d to %d\n",
b4617240 3077 netdev->mtu, new_mtu);
021230d4 3078 /* must set new MTU before calling down or up */
9a799d71
AK		 3079 netdev->mtu = new_mtu;
3080
d4f80882
AV		 3081 if (netif_running(netdev))
3082 ixgbe_reinit_locked(adapter);
9a799d71
AK		 3083
3084 return 0;
3085}
3086
3087/**
3088 * ixgbe_open - Called when a network interface is made active
3089 * @netdev: network interface device structure
3090 *
3091 * Returns 0 on success, negative value on failure
3092 *
3093 * The open entry point is called when a network interface is made
3094 * active by the system (IFF_UP). At this point all resources needed
3095 * for transmit and receive operations are allocated, the interrupt
3096 * handler is registered with the OS, the watchdog timer is started,
3097 * and the stack is notified that the interface is ready.
3098 **/
3099static int ixgbe_open(struct net_device *netdev)
3100{
3101 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3102 int err;
4bebfaa5
AK		 3103
3104 /* disallow open during test */
3105 if (test_bit(__IXGBE_TESTING, &adapter->state))
3106 return -EBUSY;
9a799d71 3107
9a799d71
AK		 3108 /* allocate transmit descriptors */
3109 err = ixgbe_setup_all_tx_resources(adapter);
3110 if (err)
3111 goto err_setup_tx;
3112
9a799d71
AK		 3113 /* allocate receive descriptors */
3114 err = ixgbe_setup_all_rx_resources(adapter);
3115 if (err)
3116 goto err_setup_rx;
3117
3118 ixgbe_configure(adapter);
3119
021230d4 3120 err = ixgbe_request_irq(adapter);
9a799d71
AK		 3121 if (err)
3122 goto err_req_irq;
3123
9a799d71
AK		 3124 err = ixgbe_up_complete(adapter);
3125 if (err)
3126 goto err_up;
3127
d55b53ff
JK		 3128 netif_tx_start_all_queues(netdev);
3129
9a799d71
AK		 3130 return 0;
3131
3132err_up:
5eba3699 3133 ixgbe_release_hw_control(adapter);
9a799d71
AK		 3134 ixgbe_free_irq(adapter);
3135err_req_irq:
3136 ixgbe_free_all_rx_resources(adapter);
3137err_setup_rx:
3138 ixgbe_free_all_tx_resources(adapter);
3139err_setup_tx:
3140 ixgbe_reset(adapter);
3141
3142 return err;
3143}
3144
3145/**
3146 * ixgbe_close - Disables a network interface
3147 * @netdev: network interface device structure
3148 *
3149 * Returns 0, this is not allowed to fail
3150 *
3151 * The close entry point is called when an interface is de-activated
3152 * by the OS. The hardware is still under the drivers control, but
3153 * needs to be disabled. A global MAC reset is issued to stop the
3154 * hardware, and all transmit and receive resources are freed.
3155 **/
3156static int ixgbe_close(struct net_device *netdev)
3157{
3158 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 3159
3160 ixgbe_down(adapter);
3161 ixgbe_free_irq(adapter);
3162
3163 ixgbe_free_all_tx_resources(adapter);
3164 ixgbe_free_all_rx_resources(adapter);
3165
5eba3699 3166 ixgbe_release_hw_control(adapter);
9a799d71
AK		 3167
3168 return 0;
3169}
3170
b3c8b4ba
AD		 3171/**
3172 * ixgbe_napi_add_all - prep napi structs for use
3173 * @adapter: private struct
3174 * helper function to napi_add each possible q_vector->napi
3175 */
2f90b865 3176void ixgbe_napi_add_all(struct ixgbe_adapter *adapter)
b3c8b4ba
AD		 3177{
3178 int q_idx, q_vectors;
3179 int (*poll)(struct napi_struct *, int);
3180
3181 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
3182 poll = &ixgbe_clean_rxonly;
3183 /* Only enable as many vectors as we have rx queues. */
3184 q_vectors = adapter->num_rx_queues;
3185 } else {
3186 poll = &ixgbe_poll;
3187 /* only one q_vector for legacy modes */
3188 q_vectors = 1;
3189 }
3190
3191 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
3192 struct ixgbe_q_vector *q_vector = &adapter->q_vector[q_idx];
3193 netif_napi_add(adapter->netdev, &q_vector->napi, (*poll), 64);
3194 }
3195}
3196
2f90b865 3197void ixgbe_napi_del_all(struct ixgbe_adapter *adapter)
b3c8b4ba
AD		 3198{
3199 int q_idx;
3200 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
3201
3202 /* legacy and MSI only use one vector */
3203 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
3204 q_vectors = 1;
3205
3206 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
3207 struct ixgbe_q_vector *q_vector = &adapter->q_vector[q_idx];
3208 if (!q_vector->rxr_count)
3209 continue;
3210 netif_napi_del(&q_vector->napi);
3211 }
3212}
3213
3214#ifdef CONFIG_PM
3215static int ixgbe_resume(struct pci_dev *pdev)
3216{
3217 struct net_device *netdev = pci_get_drvdata(pdev);
3218 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3219 u32 err;
3220
3221 pci_set_power_state(pdev, PCI_D0);
3222 pci_restore_state(pdev);
3223 err = pci_enable_device(pdev);
3224 if (err) {
69888674 3225 printk(KERN_ERR "ixgbe: Cannot enable PCI device from "
b3c8b4ba
AD		 3226 "suspend\n");
3227 return err;
3228 }
3229 pci_set_master(pdev);
3230
3231 pci_enable_wake(pdev, PCI_D3hot, 0);
3232 pci_enable_wake(pdev, PCI_D3cold, 0);
3233
3234 err = ixgbe_init_interrupt_scheme(adapter);
3235 if (err) {
3236 printk(KERN_ERR "ixgbe: Cannot initialize interrupts for "
3237 "device\n");
3238 return err;
3239 }
3240
3241 ixgbe_napi_add_all(adapter);
3242 ixgbe_reset(adapter);
3243
3244 if (netif_running(netdev)) {
3245 err = ixgbe_open(adapter->netdev);
3246 if (err)
3247 return err;
3248 }
3249
3250 netif_device_attach(netdev);
3251
3252 return 0;
3253}
3254
3255#endif /* CONFIG_PM */
3256static int ixgbe_suspend(struct pci_dev *pdev, pm_message_t state)
3257{
3258 struct net_device *netdev = pci_get_drvdata(pdev);
3259 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3260#ifdef CONFIG_PM
3261 int retval = 0;
3262#endif
3263
3264 netif_device_detach(netdev);
3265
3266 if (netif_running(netdev)) {
3267 ixgbe_down(adapter);
3268 ixgbe_free_irq(adapter);
3269 ixgbe_free_all_tx_resources(adapter);
3270 ixgbe_free_all_rx_resources(adapter);
3271 }
3272 ixgbe_reset_interrupt_capability(adapter);
3273 ixgbe_napi_del_all(adapter);
3274 kfree(adapter->tx_ring);
3275 kfree(adapter->rx_ring);
3276
3277#ifdef CONFIG_PM
3278 retval = pci_save_state(pdev);
3279 if (retval)
3280 return retval;
3281#endif
3282
3283 pci_enable_wake(pdev, PCI_D3hot, 0);
3284 pci_enable_wake(pdev, PCI_D3cold, 0);
3285
3286 ixgbe_release_hw_control(adapter);
3287
3288 pci_disable_device(pdev);
3289
3290 pci_set_power_state(pdev, pci_choose_state(pdev, state));
3291
3292 return 0;
3293}
3294
3295static void ixgbe_shutdown(struct pci_dev *pdev)
3296{
3297 ixgbe_suspend(pdev, PMSG_SUSPEND);
3298}
3299
9a799d71
AK		 3300/**
3301 * ixgbe_update_stats - Update the board statistics counters.
3302 * @adapter: board private structure
3303 **/
3304void ixgbe_update_stats(struct ixgbe_adapter *adapter)
3305{
3306 struct ixgbe_hw *hw = &adapter->hw;
6f11eef7
AV		 3307 u64 total_mpc = 0;
3308 u32 i, missed_rx = 0, mpc, bprc, lxon, lxoff, xon_off_tot;
9a799d71
AK		 3309
3310 adapter->stats.crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS);
6f11eef7
AV		 3311 for (i = 0; i < 8; i++) {
3312 /* for packet buffers not used, the register should read 0 */
3313 mpc = IXGBE_READ_REG(hw, IXGBE_MPC(i));
3314 missed_rx += mpc;
3315 adapter->stats.mpc[i] += mpc;
3316 total_mpc += adapter->stats.mpc[i];
3317 adapter->stats.rnbc[i] += IXGBE_READ_REG(hw, IXGBE_RNBC(i));
2f90b865
AD		 3318 adapter->stats.qptc[i] += IXGBE_READ_REG(hw, IXGBE_QPTC(i));
3319 adapter->stats.qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC(i));
3320 adapter->stats.qprc[i] += IXGBE_READ_REG(hw, IXGBE_QPRC(i));
3321 adapter->stats.qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC(i));
3322 adapter->stats.pxonrxc[i] += IXGBE_READ_REG(hw,
3323 IXGBE_PXONRXC(i));
3324 adapter->stats.pxontxc[i] += IXGBE_READ_REG(hw,
3325 IXGBE_PXONTXC(i));
3326 adapter->stats.pxoffrxc[i] += IXGBE_READ_REG(hw,
3327 IXGBE_PXOFFRXC(i));
3328 adapter->stats.pxofftxc[i] += IXGBE_READ_REG(hw,
3329 IXGBE_PXOFFTXC(i));
6f11eef7
AV		 3330 }
3331 adapter->stats.gprc += IXGBE_READ_REG(hw, IXGBE_GPRC);
3332 /* work around hardware counting issue */
3333 adapter->stats.gprc -= missed_rx;
3334
3335 /* 82598 hardware only has a 32 bit counter in the high register */
9a799d71 3336 adapter->stats.gorc += IXGBE_READ_REG(hw, IXGBE_GORCH);
6f11eef7
AV		 3337 adapter->stats.gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH);
3338 adapter->stats.tor += IXGBE_READ_REG(hw, IXGBE_TORH);
9a799d71
AK		 3339 bprc = IXGBE_READ_REG(hw, IXGBE_BPRC);
3340 adapter->stats.bprc += bprc;
3341 adapter->stats.mprc += IXGBE_READ_REG(hw, IXGBE_MPRC);
3342 adapter->stats.mprc -= bprc;
3343 adapter->stats.roc += IXGBE_READ_REG(hw, IXGBE_ROC);
3344 adapter->stats.prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64);
3345 adapter->stats.prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127);
3346 adapter->stats.prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255);
3347 adapter->stats.prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511);
3348 adapter->stats.prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023);
3349 adapter->stats.prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522);
9a799d71
AK		 3350 adapter->stats.rlec += IXGBE_READ_REG(hw, IXGBE_RLEC);
3351 adapter->stats.lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC);
9a799d71 3352 adapter->stats.lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
6f11eef7
AV		 3353 lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC);
3354 adapter->stats.lxontxc += lxon;
3355 lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
3356 adapter->stats.lxofftxc += lxoff;
9a799d71
AK		 3357 adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
3358 adapter->stats.gptc += IXGBE_READ_REG(hw, IXGBE_GPTC);
6f11eef7
AV		 3359 adapter->stats.mptc += IXGBE_READ_REG(hw, IXGBE_MPTC);
3360 /*
3361 * 82598 errata - tx of flow control packets is included in tx counters
3362 */
3363 xon_off_tot = lxon + lxoff;
3364 adapter->stats.gptc -= xon_off_tot;
3365 adapter->stats.mptc -= xon_off_tot;
3366 adapter->stats.gotc -= (xon_off_tot * (ETH_ZLEN + ETH_FCS_LEN));
9a799d71
AK		 3367 adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
3368 adapter->stats.rfc += IXGBE_READ_REG(hw, IXGBE_RFC);
3369 adapter->stats.rjc += IXGBE_READ_REG(hw, IXGBE_RJC);
9a799d71
AK		 3370 adapter->stats.tpr += IXGBE_READ_REG(hw, IXGBE_TPR);
3371 adapter->stats.ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64);
6f11eef7 3372 adapter->stats.ptc64 -= xon_off_tot;
9a799d71
AK		 3373 adapter->stats.ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127);
3374 adapter->stats.ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255);
3375 adapter->stats.ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511);
3376 adapter->stats.ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023);
3377 adapter->stats.ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522);
9a799d71
AK		 3378 adapter->stats.bptc += IXGBE_READ_REG(hw, IXGBE_BPTC);
3379
3380 /* Fill out the OS statistics structure */
9a799d71
AK		 3381 adapter->net_stats.multicast = adapter->stats.mprc;
3382
3383 /* Rx Errors */
3384 adapter->net_stats.rx_errors = adapter->stats.crcerrs +
b4617240 3385 adapter->stats.rlec;
9a799d71
AK		 3386 adapter->net_stats.rx_dropped = 0;
3387 adapter->net_stats.rx_length_errors = adapter->stats.rlec;
3388 adapter->net_stats.rx_crc_errors = adapter->stats.crcerrs;
6f11eef7 3389 adapter->net_stats.rx_missed_errors = total_mpc;
9a799d71
AK		 3390}
3391
3392/**
3393 * ixgbe_watchdog - Timer Call-back
3394 * @data: pointer to adapter cast into an unsigned long
3395 **/
3396static void ixgbe_watchdog(unsigned long data)
3397{
3398 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
cf8280ee
JB		 3399 struct ixgbe_hw *hw = &adapter->hw;
3400
3401 /* Do the watchdog outside of interrupt context due to the lovely
3402 * delays that some of the newer hardware requires */
3403 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
3404 /* Cause software interrupt to ensure rx rings are cleaned */
3405 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
3406 u32 eics =
3407 (1 << (adapter->num_msix_vectors - NON_Q_VECTORS)) - 1;
3408 IXGBE_WRITE_REG(hw, IXGBE_EICS, eics);
3409 } else {
3410 /* For legacy and MSI interrupts don't set any bits that
3411 * are enabled for EIAM, because this operation would
3412 * set *both* EIMS and EICS for any bit in EIAM */
3413 IXGBE_WRITE_REG(hw, IXGBE_EICS,
3414 (IXGBE_EICS_TCP_TIMER | IXGBE_EICS_OTHER));
3415 }
3416 /* Reset the timer */
3417 mod_timer(&adapter->watchdog_timer,
3418 round_jiffies(jiffies + 2 * HZ));
3419 }
9a799d71 3420
cf8280ee
JB		 3421 schedule_work(&adapter->watchdog_task);
3422}
3423
3424/**
69888674
AD		 3425 * ixgbe_watchdog_task - worker thread to bring link up
3426 * @work: pointer to work_struct containing our data
cf8280ee
JB		 3427 **/
3428static void ixgbe_watchdog_task(struct work_struct *work)
3429{
3430 struct ixgbe_adapter *adapter = container_of(work,
3431 struct ixgbe_adapter,
3432 watchdog_task);
3433 struct net_device *netdev = adapter->netdev;
3434 struct ixgbe_hw *hw = &adapter->hw;
3435 u32 link_speed = adapter->link_speed;
3436 bool link_up = adapter->link_up;
3437
3438 adapter->flags |= IXGBE_FLAG_IN_WATCHDOG_TASK;
3439
3440 if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE) {
3441 hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
3442 if (link_up ||
3443 time_after(jiffies, (adapter->link_check_timeout +
3444 IXGBE_TRY_LINK_TIMEOUT))) {
3445 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMC_LSC);
3446 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
3447 }
3448 adapter->link_up = link_up;
3449 adapter->link_speed = link_speed;
3450 }
9a799d71
AK		 3451
3452 if (link_up) {
3453 if (!netif_carrier_ok(netdev)) {
cf8280ee
JB		 3454 u32 frctl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3455 u32 rmcs = IXGBE_READ_REG(hw, IXGBE_RMCS);
9a799d71
AK		 3456#define FLOW_RX (frctl & IXGBE_FCTRL_RFCE)
3457#define FLOW_TX (rmcs & IXGBE_RMCS_TFCE_802_3X)
a46e534b
JK		 3458 printk(KERN_INFO "ixgbe: %s NIC Link is Up %s, "
3459 "Flow Control: %s\n",
3460 netdev->name,
3461 (link_speed == IXGBE_LINK_SPEED_10GB_FULL ?
3462 "10 Gbps" :
3463 (link_speed == IXGBE_LINK_SPEED_1GB_FULL ?
3464 "1 Gbps" : "unknown speed")),
3465 ((FLOW_RX && FLOW_TX) ? "RX/TX" :
3466 (FLOW_RX ? "RX" :
3467 (FLOW_TX ? "TX" : "None"))));
9a799d71
AK		 3468
3469 netif_carrier_on(netdev);
2f90b865 3470 netif_tx_wake_all_queues(netdev);
9a799d71
AK		 3471 } else {
3472 /* Force detection of hung controller */
3473 adapter->detect_tx_hung = true;
3474 }
3475 } else {
cf8280ee
JB		 3476 adapter->link_up = false;
3477 adapter->link_speed = 0;
9a799d71 3478 if (netif_carrier_ok(netdev)) {
a46e534b
JK		 3479 printk(KERN_INFO "ixgbe: %s NIC Link is Down\n",
3480 netdev->name);
9a799d71 3481 netif_carrier_off(netdev);
2f90b865 3482 netif_tx_stop_all_queues(netdev);
9a799d71
AK		 3483 }
3484 }
3485
3486 ixgbe_update_stats(adapter);
cf8280ee 3487 adapter->flags &= ~IXGBE_FLAG_IN_WATCHDOG_TASK;
9a799d71
AK		 3488}
3489
9a799d71 3490static int ixgbe_tso(struct ixgbe_adapter *adapter,
b4617240
PW		 3491 struct ixgbe_ring *tx_ring, struct sk_buff *skb,
3492 u32 tx_flags, u8 *hdr_len)
9a799d71
AK		 3493{
3494 struct ixgbe_adv_tx_context_desc *context_desc;
3495 unsigned int i;
3496 int err;
3497 struct ixgbe_tx_buffer *tx_buffer_info;
9f8cdf4f
JB		 3498 u32 vlan_macip_lens = 0, type_tucmd_mlhl;
3499 u32 mss_l4len_idx, l4len;
9a799d71
AK		 3500
3501 if (skb_is_gso(skb)) {
3502 if (skb_header_cloned(skb)) {
3503 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
3504 if (err)
3505 return err;
3506 }
3507 l4len = tcp_hdrlen(skb);
3508 *hdr_len += l4len;
3509
8327d000 3510 if (skb->protocol == htons(ETH_P_IP)) {
9a799d71
AK		 3511 struct iphdr *iph = ip_hdr(skb);
3512 iph->tot_len = 0;
3513 iph->check = 0;
3514 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
b4617240
PW		 3515 iph->daddr, 0,
3516 IPPROTO_TCP,
3517 0);
9a799d71
AK		 3518 adapter->hw_tso_ctxt++;
3519 } else if (skb_shinfo(skb)->gso_type == SKB_GSO_TCPV6) {
3520 ipv6_hdr(skb)->payload_len = 0;
3521 tcp_hdr(skb)->check =
3522 ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
b4617240
PW		 3523 &ipv6_hdr(skb)->daddr,
3524 0, IPPROTO_TCP, 0);
9a799d71
AK		 3525 adapter->hw_tso6_ctxt++;
3526 }
3527
3528 i = tx_ring->next_to_use;
3529
3530 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3531 context_desc = IXGBE_TX_CTXTDESC_ADV(*tx_ring, i);
3532
3533 /* VLAN MACLEN IPLEN */
3534 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
3535 vlan_macip_lens |=
3536 (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK);
3537 vlan_macip_lens |= ((skb_network_offset(skb)) <<
b4617240 3538 IXGBE_ADVTXD_MACLEN_SHIFT);
9a799d71
AK		 3539 *hdr_len += skb_network_offset(skb);
3540 vlan_macip_lens |=
3541 (skb_transport_header(skb) - skb_network_header(skb));
3542 *hdr_len +=
3543 (skb_transport_header(skb) - skb_network_header(skb));
3544 context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
3545 context_desc->seqnum_seed = 0;
3546
3547 /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */
9f8cdf4f 3548 type_tucmd_mlhl = (IXGBE_TXD_CMD_DEXT |
b4617240 3549 IXGBE_ADVTXD_DTYP_CTXT);
9a799d71 3550
8327d000 3551 if (skb->protocol == htons(ETH_P_IP))
9a799d71
AK		 3552 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4;
3553 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_L4T_TCP;
3554 context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl);
3555
3556 /* MSS L4LEN IDX */
9f8cdf4f 3557 mss_l4len_idx =
9a799d71
AK		 3558 (skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT);
3559 mss_l4len_idx |= (l4len << IXGBE_ADVTXD_L4LEN_SHIFT);
4eeae6fd
PW		 3560 /* use index 1 for TSO */
3561 mss_l4len_idx |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
9a799d71
AK		 3562 context_desc->mss_l4len_idx = cpu_to_le32(mss_l4len_idx);
3563
3564 tx_buffer_info->time_stamp = jiffies;
3565 tx_buffer_info->next_to_watch = i;
3566
3567 i++;
3568 if (i == tx_ring->count)
3569 i = 0;
3570 tx_ring->next_to_use = i;
3571
3572 return true;
3573 }
3574 return false;
3575}
3576
3577static bool ixgbe_tx_csum(struct ixgbe_adapter *adapter,
b4617240
PW		 3578 struct ixgbe_ring *tx_ring,
3579 struct sk_buff *skb, u32 tx_flags)
9a799d71
AK		 3580{
3581 struct ixgbe_adv_tx_context_desc *context_desc;
3582 unsigned int i;
3583 struct ixgbe_tx_buffer *tx_buffer_info;
3584 u32 vlan_macip_lens = 0, type_tucmd_mlhl = 0;
3585
3586 if (skb->ip_summed == CHECKSUM_PARTIAL ||
3587 (tx_flags & IXGBE_TX_FLAGS_VLAN)) {
3588 i = tx_ring->next_to_use;
3589 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3590 context_desc = IXGBE_TX_CTXTDESC_ADV(*tx_ring, i);
3591
3592 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
3593 vlan_macip_lens |=
3594 (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK);
3595 vlan_macip_lens |= (skb_network_offset(skb) <<
b4617240 3596 IXGBE_ADVTXD_MACLEN_SHIFT);
9a799d71
AK		 3597 if (skb->ip_summed == CHECKSUM_PARTIAL)
3598 vlan_macip_lens |= (skb_transport_header(skb) -
b4617240 3599 skb_network_header(skb));
9a799d71
AK		 3600
3601 context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
3602 context_desc->seqnum_seed = 0;
3603
3604 type_tucmd_mlhl |= (IXGBE_TXD_CMD_DEXT |
b4617240 3605 IXGBE_ADVTXD_DTYP_CTXT);
9a799d71
AK		 3606
3607 if (skb->ip_summed == CHECKSUM_PARTIAL) {
41825d71
AK		 3608 switch (skb->protocol) {
3609 case __constant_htons(ETH_P_IP):
9a799d71 3610 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4;
41825d71
AK		 3611 if (ip_hdr(skb)->protocol == IPPROTO_TCP)
3612 type_tucmd_mlhl |=
b4617240 3613 IXGBE_ADVTXD_TUCMD_L4T_TCP;
41825d71 3614 break;
41825d71
AK		 3615 case __constant_htons(ETH_P_IPV6):
3616 /* XXX what about other V6 headers?? */
3617 if (ipv6_hdr(skb)->nexthdr == IPPROTO_TCP)
3618 type_tucmd_mlhl |=
b4617240 3619 IXGBE_ADVTXD_TUCMD_L4T_TCP;
41825d71 3620 break;
41825d71
AK		 3621 default:
3622 if (unlikely(net_ratelimit())) {
3623 DPRINTK(PROBE, WARNING,
3624 "partial checksum but proto=%x!\n",
3625 skb->protocol);
3626 }
3627 break;
3628 }
9a799d71
AK		 3629 }
3630
3631 context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl);
4eeae6fd 3632 /* use index zero for tx checksum offload */
9a799d71
AK		 3633 context_desc->mss_l4len_idx = 0;
3634
3635 tx_buffer_info->time_stamp = jiffies;
3636 tx_buffer_info->next_to_watch = i;
9f8cdf4f 3637
9a799d71
AK		 3638 adapter->hw_csum_tx_good++;
3639 i++;
3640 if (i == tx_ring->count)
3641 i = 0;
3642 tx_ring->next_to_use = i;
3643
3644 return true;
3645 }
9f8cdf4f 3646
9a799d71
AK		 3647 return false;
3648}
3649
3650static int ixgbe_tx_map(struct ixgbe_adapter *adapter,
b4617240
PW		 3651 struct ixgbe_ring *tx_ring,
3652 struct sk_buff *skb, unsigned int first)
9a799d71
AK		 3653{
3654 struct ixgbe_tx_buffer *tx_buffer_info;
3655 unsigned int len = skb->len;
3656 unsigned int offset = 0, size, count = 0, i;
3657 unsigned int nr_frags = skb_shinfo(skb)->nr_frags;
3658 unsigned int f;
3659
3660 len -= skb->data_len;
3661
3662 i = tx_ring->next_to_use;
3663
3664 while (len) {
3665 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3666 size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD);
3667
3668 tx_buffer_info->length = size;
3669 tx_buffer_info->dma = pci_map_single(adapter->pdev,
b4617240
PW		 3670 skb->data + offset,
3671 size, PCI_DMA_TODEVICE);
9a799d71
AK		 3672 tx_buffer_info->time_stamp = jiffies;
3673 tx_buffer_info->next_to_watch = i;
3674
3675 len -= size;
3676 offset += size;
3677 count++;
3678 i++;
3679 if (i == tx_ring->count)
3680 i = 0;
3681 }
3682
3683 for (f = 0; f < nr_frags; f++) {
3684 struct skb_frag_struct *frag;
3685
3686 frag = &skb_shinfo(skb)->frags[f];
3687 len = frag->size;
3688 offset = frag->page_offset;
3689
3690 while (len) {
3691 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3692 size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD);
3693
3694 tx_buffer_info->length = size;
3695 tx_buffer_info->dma = pci_map_page(adapter->pdev,
b4617240
PW		 3696 frag->page,
3697 offset,
3698 size,
3699 PCI_DMA_TODEVICE);
9a799d71
AK		 3700 tx_buffer_info->time_stamp = jiffies;
3701 tx_buffer_info->next_to_watch = i;
3702
3703 len -= size;
3704 offset += size;
3705 count++;
3706 i++;
3707 if (i == tx_ring->count)
3708 i = 0;
3709 }
3710 }
3711 if (i == 0)
3712 i = tx_ring->count - 1;
3713 else
3714 i = i - 1;
3715 tx_ring->tx_buffer_info[i].skb = skb;
3716 tx_ring->tx_buffer_info[first].next_to_watch = i;
3717
3718 return count;
3719}
3720
3721static void ixgbe_tx_queue(struct ixgbe_adapter *adapter,
b4617240
PW		 3722 struct ixgbe_ring *tx_ring,
3723 int tx_flags, int count, u32 paylen, u8 hdr_len)
9a799d71
AK		 3724{
3725 union ixgbe_adv_tx_desc *tx_desc = NULL;
3726 struct ixgbe_tx_buffer *tx_buffer_info;
3727 u32 olinfo_status = 0, cmd_type_len = 0;
3728 unsigned int i;
3729 u32 txd_cmd = IXGBE_TXD_CMD_EOP | IXGBE_TXD_CMD_RS | IXGBE_TXD_CMD_IFCS;
3730
3731 cmd_type_len |= IXGBE_ADVTXD_DTYP_DATA;
3732
3733 cmd_type_len |= IXGBE_ADVTXD_DCMD_IFCS | IXGBE_ADVTXD_DCMD_DEXT;
3734
3735 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
3736 cmd_type_len |= IXGBE_ADVTXD_DCMD_VLE;
3737
3738 if (tx_flags & IXGBE_TX_FLAGS_TSO) {
3739 cmd_type_len |= IXGBE_ADVTXD_DCMD_TSE;
3740
3741 olinfo_status |= IXGBE_TXD_POPTS_TXSM <<
b4617240 3742 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71 3743
4eeae6fd
PW		 3744 /* use index 1 context for tso */
3745 olinfo_status |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
9a799d71
AK		 3746 if (tx_flags & IXGBE_TX_FLAGS_IPV4)
3747 olinfo_status |= IXGBE_TXD_POPTS_IXSM <<
b4617240 3748 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71
AK		 3749
3750 } else if (tx_flags & IXGBE_TX_FLAGS_CSUM)
3751 olinfo_status |= IXGBE_TXD_POPTS_TXSM <<
b4617240 3752 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71
AK		 3753
3754 olinfo_status |= ((paylen - hdr_len) << IXGBE_ADVTXD_PAYLEN_SHIFT);
3755
3756 i = tx_ring->next_to_use;
3757 while (count--) {
3758 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3759 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i);
3760 tx_desc->read.buffer_addr = cpu_to_le64(tx_buffer_info->dma);
3761 tx_desc->read.cmd_type_len =
b4617240 3762 cpu_to_le32(cmd_type_len | tx_buffer_info->length);
9a799d71 3763 tx_desc->read.olinfo_status = cpu_to_le32(olinfo_status);
9a799d71
AK		 3764 i++;
3765 if (i == tx_ring->count)
3766 i = 0;
3767 }
3768
3769 tx_desc->read.cmd_type_len |= cpu_to_le32(txd_cmd);
3770
3771 /*
3772 * Force memory writes to complete before letting h/w
3773 * know there are new descriptors to fetch. (Only
3774 * applicable for weak-ordered memory model archs,
3775 * such as IA-64).
3776 */
3777 wmb();
3778
3779 tx_ring->next_to_use = i;
3780 writel(i, adapter->hw.hw_addr + tx_ring->tail);
3781}
3782
e092be60 3783static int __ixgbe_maybe_stop_tx(struct net_device *netdev,
b4617240 3784 struct ixgbe_ring *tx_ring, int size)
e092be60
AV		 3785{
3786 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3787
30eba97a 3788 netif_stop_subqueue(netdev, tx_ring->queue_index);
e092be60
AV		 3789 /* Herbert's original patch had:
3790 * smp_mb__after_netif_stop_queue();
3791 * but since that doesn't exist yet, just open code it. */
3792 smp_mb();
3793
3794 /* We need to check again in a case another CPU has just
3795 * made room available. */
3796 if (likely(IXGBE_DESC_UNUSED(tx_ring) < size))
3797 return -EBUSY;
3798
3799 /* A reprieve! - use start_queue because it doesn't call schedule */
af72166f 3800 netif_start_subqueue(netdev, tx_ring->queue_index);
e092be60
AV		 3801 ++adapter->restart_queue;
3802 return 0;
3803}
3804
3805static int ixgbe_maybe_stop_tx(struct net_device *netdev,
b4617240 3806 struct ixgbe_ring *tx_ring, int size)
e092be60
AV		 3807{
3808 if (likely(IXGBE_DESC_UNUSED(tx_ring) >= size))
3809 return 0;
3810 return __ixgbe_maybe_stop_tx(netdev, tx_ring, size);
3811}
3812
9a799d71
AK		 3813static int ixgbe_xmit_frame(struct sk_buff *skb, struct net_device *netdev)
3814{
3815 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3816 struct ixgbe_ring *tx_ring;
9a799d71
AK		 3817 unsigned int first;
3818 unsigned int tx_flags = 0;
30eba97a
AV		 3819 u8 hdr_len = 0;
3820 int r_idx = 0, tso;
9a799d71
AK		 3821 int count = 0;
3822 unsigned int f;
9f8cdf4f 3823
30eba97a 3824 r_idx = (adapter->num_tx_queues - 1) & skb->queue_mapping;
30eba97a 3825 tx_ring = &adapter->tx_ring[r_idx];
9a799d71 3826
9f8cdf4f
JB		 3827 if (adapter->vlgrp && vlan_tx_tag_present(skb)) {
3828 tx_flags |= vlan_tx_tag_get(skb);
2f90b865
AD		 3829 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
3830 tx_flags &= ~IXGBE_TX_FLAGS_VLAN_PRIO_MASK;
3831 tx_flags |= (skb->queue_mapping << 13);
3832 }
3833 tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT;
3834 tx_flags |= IXGBE_TX_FLAGS_VLAN;
3835 } else if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
3836 tx_flags |= (skb->queue_mapping << 13);
9f8cdf4f
JB		 3837 tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT;
3838 tx_flags |= IXGBE_TX_FLAGS_VLAN;
9a799d71 3839 }
9f8cdf4f
JB		 3840 /* three things can cause us to need a context descriptor */
3841 if (skb_is_gso(skb) ||
3842 (skb->ip_summed == CHECKSUM_PARTIAL) ||
3843 (tx_flags & IXGBE_TX_FLAGS_VLAN))
9a799d71
AK		 3844 count++;
3845
9f8cdf4f
JB		 3846 count += TXD_USE_COUNT(skb_headlen(skb));
3847 for (f = 0; f < skb_shinfo(skb)->nr_frags; f++)
9a799d71
AK		 3848 count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size);
3849
e092be60 3850 if (ixgbe_maybe_stop_tx(netdev, tx_ring, count)) {
9a799d71 3851 adapter->tx_busy++;
9a799d71
AK		 3852 return NETDEV_TX_BUSY;
3853 }
9a799d71 3854
8327d000 3855 if (skb->protocol == htons(ETH_P_IP))
9a799d71
AK		 3856 tx_flags |= IXGBE_TX_FLAGS_IPV4;
3857 first = tx_ring->next_to_use;
3858 tso = ixgbe_tso(adapter, tx_ring, skb, tx_flags, &hdr_len);
3859 if (tso < 0) {
3860 dev_kfree_skb_any(skb);
3861 return NETDEV_TX_OK;
3862 }
3863
3864 if (tso)
3865 tx_flags |= IXGBE_TX_FLAGS_TSO;
3866 else if (ixgbe_tx_csum(adapter, tx_ring, skb, tx_flags) &&
b4617240 3867 (skb->ip_summed == CHECKSUM_PARTIAL))
9a799d71
AK		 3868 tx_flags |= IXGBE_TX_FLAGS_CSUM;
3869
3870 ixgbe_tx_queue(adapter, tx_ring, tx_flags,
b4617240
PW		 3871 ixgbe_tx_map(adapter, tx_ring, skb, first),
3872 skb->len, hdr_len);
9a799d71
AK		 3873
3874 netdev->trans_start = jiffies;
3875
e092be60 3876 ixgbe_maybe_stop_tx(netdev, tx_ring, DESC_NEEDED);
9a799d71
AK		 3877
3878 return NETDEV_TX_OK;
3879}
3880
3881/**
3882 * ixgbe_get_stats - Get System Network Statistics
3883 * @netdev: network interface device structure
3884 *
3885 * Returns the address of the device statistics structure.
3886 * The statistics are actually updated from the timer callback.
3887 **/
3888static struct net_device_stats *ixgbe_get_stats(struct net_device *netdev)
3889{
3890 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3891
3892 /* only return the current stats */
3893 return &adapter->net_stats;
3894}
3895
3896/**
3897 * ixgbe_set_mac - Change the Ethernet Address of the NIC
3898 * @netdev: network interface device structure
3899 * @p: pointer to an address structure
3900 *
3901 * Returns 0 on success, negative on failure
3902 **/
3903static int ixgbe_set_mac(struct net_device *netdev, void *p)
3904{
3905 struct ixgbe_adapter *adapter = netdev_priv(netdev);
b4617240 3906 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 3907 struct sockaddr *addr = p;
3908
3909 if (!is_valid_ether_addr(addr->sa_data))
3910 return -EADDRNOTAVAIL;
3911
3912 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
b4617240 3913 memcpy(hw->mac.addr, addr->sa_data, netdev->addr_len);
9a799d71 3914
b4617240 3915 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, 0, IXGBE_RAH_AV);
9a799d71
AK		 3916
3917 return 0;
3918}
3919
3920#ifdef CONFIG_NET_POLL_CONTROLLER
3921/*
3922 * Polling 'interrupt' - used by things like netconsole to send skbs
3923 * without having to re-enable interrupts. It's not called while
3924 * the interrupt routine is executing.
3925 */
3926static void ixgbe_netpoll(struct net_device *netdev)
3927{
3928 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3929
3930 disable_irq(adapter->pdev->irq);
3931 adapter->flags |= IXGBE_FLAG_IN_NETPOLL;
3932 ixgbe_intr(adapter->pdev->irq, netdev);
3933 adapter->flags &= ~IXGBE_FLAG_IN_NETPOLL;
3934 enable_irq(adapter->pdev->irq);
3935}
3936#endif
3937
c44ade9e
JB		 3938/**
3939 * ixgbe_link_config - set up initial link with default speed and duplex
3940 * @hw: pointer to private hardware struct
3941 *
3942 * Returns 0 on success, negative on failure
3943 **/
3944static int ixgbe_link_config(struct ixgbe_hw *hw)
3945{
3946 u32 autoneg = IXGBE_LINK_SPEED_10GB_FULL;
3947
3948 /* must always autoneg for both 1G and 10G link */
3949 hw->mac.autoneg = true;
3950
0befdb3e
JB		 3951 if ((hw->mac.type == ixgbe_mac_82598EB) &&
3952 (hw->phy.media_type == ixgbe_media_type_copper))
3953 autoneg = IXGBE_LINK_SPEED_82598_AUTONEG;
3954
c44ade9e
JB		 3955 return hw->mac.ops.setup_link_speed(hw, autoneg, true, true);
3956}
3957
0edc3527
SH		 3958static const struct net_device_ops ixgbe_netdev_ops = {
3959 .ndo_open = ixgbe_open,
3960 .ndo_stop = ixgbe_close,
00829823 3961 .ndo_start_xmit = ixgbe_xmit_frame,
0edc3527
SH		 3962 .ndo_get_stats = ixgbe_get_stats,
3963 .ndo_set_multicast_list = ixgbe_set_rx_mode,
3964 .ndo_validate_addr = eth_validate_addr,
3965 .ndo_set_mac_address = ixgbe_set_mac,
3966 .ndo_change_mtu = ixgbe_change_mtu,
3967 .ndo_tx_timeout = ixgbe_tx_timeout,
3968 .ndo_vlan_rx_register = ixgbe_vlan_rx_register,
3969 .ndo_vlan_rx_add_vid = ixgbe_vlan_rx_add_vid,
3970 .ndo_vlan_rx_kill_vid = ixgbe_vlan_rx_kill_vid,
3971#ifdef CONFIG_NET_POLL_CONTROLLER
3972 .ndo_poll_controller = ixgbe_netpoll,
3973#endif
3974};
3975
9a799d71
AK		 3976/**
3977 * ixgbe_probe - Device Initialization Routine
3978 * @pdev: PCI device information struct
3979 * @ent: entry in ixgbe_pci_tbl
3980 *
3981 * Returns 0 on success, negative on failure
3982 *
3983 * ixgbe_probe initializes an adapter identified by a pci_dev structure.
3984 * The OS initialization, configuring of the adapter private structure,
3985 * and a hardware reset occur.
3986 **/
3987static int __devinit ixgbe_probe(struct pci_dev *pdev,
b4617240 3988 const struct pci_device_id *ent)
9a799d71
AK		 3989{
3990 struct net_device *netdev;
3991 struct ixgbe_adapter *adapter = NULL;
3992 struct ixgbe_hw *hw;
3993 const struct ixgbe_info *ii = ixgbe_info_tbl[ent->driver_data];
9a799d71
AK		 3994 static int cards_found;
3995 int i, err, pci_using_dac;
3996 u16 link_status, link_speed, link_width;
c44ade9e 3997 u32 part_num, eec;
9a799d71
AK		 3998
3999 err = pci_enable_device(pdev);
4000 if (err)
4001 return err;
4002
4003 if (!pci_set_dma_mask(pdev, DMA_64BIT_MASK) &&
4004 !pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK)) {
4005 pci_using_dac = 1;
4006 } else {
4007 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
4008 if (err) {
4009 err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
4010 if (err) {
b4617240
PW		 4011 dev_err(&pdev->dev, "No usable DMA "
4012 "configuration, aborting\n");
9a799d71
AK		 4013 goto err_dma;
4014 }
4015 }
4016 pci_using_dac = 0;
4017 }
4018
4019 err = pci_request_regions(pdev, ixgbe_driver_name);
4020 if (err) {
4021 dev_err(&pdev->dev, "pci_request_regions failed 0x%x\n", err);
4022 goto err_pci_reg;
4023 }
4024
6fabd715
PWJ		 4025 err = pci_enable_pcie_error_reporting(pdev);
4026 if (err) {
4027 dev_err(&pdev->dev, "pci_enable_pcie_error_reporting failed "
4028 "0x%x\n", err);
4029 /* non-fatal, continue */
4030 }
4031
9a799d71 4032 pci_set_master(pdev);
fb3b27bc 4033 pci_save_state(pdev);
9a799d71 4034
30eba97a 4035 netdev = alloc_etherdev_mq(sizeof(struct ixgbe_adapter), MAX_TX_QUEUES);
9a799d71
AK		 4036 if (!netdev) {
4037 err = -ENOMEM;
4038 goto err_alloc_etherdev;
4039 }
4040
9a799d71
AK		 4041 SET_NETDEV_DEV(netdev, &pdev->dev);
4042
4043 pci_set_drvdata(pdev, netdev);
4044 adapter = netdev_priv(netdev);
4045
4046 adapter->netdev = netdev;
4047 adapter->pdev = pdev;
4048 hw = &adapter->hw;
4049 hw->back = adapter;
4050 adapter->msg_enable = (1 << DEFAULT_DEBUG_LEVEL_SHIFT) - 1;
4051
05857980
JK		 4052 hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
4053 pci_resource_len(pdev, 0));
9a799d71
AK		 4054 if (!hw->hw_addr) {
4055 err = -EIO;
4056 goto err_ioremap;
4057 }
4058
4059 for (i = 1; i <= 5; i++) {
4060 if (pci_resource_len(pdev, i) == 0)
4061 continue;
4062 }
4063
0edc3527 4064 netdev->netdev_ops = &ixgbe_netdev_ops;
9a799d71 4065 ixgbe_set_ethtool_ops(netdev);
9a799d71 4066 netdev->watchdog_timeo = 5 * HZ;
9a799d71
AK		 4067 strcpy(netdev->name, pci_name(pdev));
4068
9a799d71
AK		 4069 adapter->bd_number = cards_found;
4070
9a799d71
AK		 4071 /* Setup hw api */
4072 memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops));
021230d4 4073 hw->mac.type = ii->mac;
9a799d71 4074
c44ade9e
JB		 4075 /* EEPROM */
4076 memcpy(&hw->eeprom.ops, ii->eeprom_ops, sizeof(hw->eeprom.ops));
4077 eec = IXGBE_READ_REG(hw, IXGBE_EEC);
4078 /* If EEPROM is valid (bit 8 = 1), use default otherwise use bit bang */
4079 if (!(eec & (1 << 8)))
4080 hw->eeprom.ops.read = &ixgbe_read_eeprom_bit_bang_generic;
4081
4082 /* PHY */
4083 memcpy(&hw->phy.ops, ii->phy_ops, sizeof(hw->phy.ops));
c4900be0
DS		 4084 hw->phy.sfp_type = ixgbe_sfp_type_unknown;
4085
4086 /* set up this timer and work struct before calling get_invariants
4087 * which might start the timer
4088 */
4089 init_timer(&adapter->sfp_timer);
4090 adapter->sfp_timer.function = &ixgbe_sfp_timer;
4091 adapter->sfp_timer.data = (unsigned long) adapter;
4092
4093 INIT_WORK(&adapter->sfp_task, ixgbe_sfp_task);
c44ade9e 4094
9a799d71 4095 err = ii->get_invariants(hw);
c4900be0
DS		 4096 if (err == IXGBE_ERR_SFP_NOT_PRESENT) {
4097 /* start a kernel thread to watch for a module to arrive */
4098 set_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
4099 mod_timer(&adapter->sfp_timer,
4100 round_jiffies(jiffies + (2 * HZ)));
4101 err = 0;
4102 } else if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
4103 DPRINTK(PROBE, ERR, "failed to load because an "
4104 "unsupported SFP+ module type was detected.\n");
9a799d71 4105 goto err_hw_init;
c4900be0
DS		 4106 } else if (err) {
4107 goto err_hw_init;
4108 }
9a799d71
AK		 4109
4110 /* setup the private structure */
4111 err = ixgbe_sw_init(adapter);
4112 if (err)
4113 goto err_sw_init;
4114
c44ade9e
JB		 4115 /* reset_hw fills in the perm_addr as well */
4116 err = hw->mac.ops.reset_hw(hw);
4117 if (err) {
4118 dev_err(&adapter->pdev->dev, "HW Init failed: %d\n", err);
4119 goto err_sw_init;
4120 }
4121
9a799d71 4122 netdev->features = NETIF_F_SG |
b4617240
PW		 4123 NETIF_F_IP_CSUM |
4124 NETIF_F_HW_VLAN_TX |
4125 NETIF_F_HW_VLAN_RX |
4126 NETIF_F_HW_VLAN_FILTER;
9a799d71 4127
e9990a9c 4128 netdev->features |= NETIF_F_IPV6_CSUM;
9a799d71 4129 netdev->features |= NETIF_F_TSO;
9a799d71 4130 netdev->features |= NETIF_F_TSO6;
e9990a9c 4131 netdev->features |= NETIF_F_LRO;
ad31c402
JK		 4132
4133 netdev->vlan_features |= NETIF_F_TSO;
4134 netdev->vlan_features |= NETIF_F_TSO6;
22f32b7a 4135 netdev->vlan_features |= NETIF_F_IP_CSUM;
ad31c402
JK		 4136 netdev->vlan_features |= NETIF_F_SG;
4137
2f90b865
AD		 4138 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED)
4139 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
4140
7a6b6f51 4141#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 4142 netdev->dcbnl_ops = &dcbnl_ops;
4143#endif
4144
9a799d71
AK		 4145 if (pci_using_dac)
4146 netdev->features |= NETIF_F_HIGHDMA;
4147
9a799d71 4148 /* make sure the EEPROM is good */
c44ade9e 4149 if (hw->eeprom.ops.validate_checksum(hw, NULL) < 0) {
9a799d71
AK		 4150 dev_err(&pdev->dev, "The EEPROM Checksum Is Not Valid\n");
4151 err = -EIO;
4152 goto err_eeprom;
4153 }
4154
4155 memcpy(netdev->dev_addr, hw->mac.perm_addr, netdev->addr_len);
4156 memcpy(netdev->perm_addr, hw->mac.perm_addr, netdev->addr_len);
4157
c44ade9e
JB		 4158 if (ixgbe_validate_mac_addr(netdev->perm_addr)) {
4159 dev_err(&pdev->dev, "invalid MAC address\n");
9a799d71
AK		 4160 err = -EIO;
4161 goto err_eeprom;
4162 }
4163
4164 init_timer(&adapter->watchdog_timer);
4165 adapter->watchdog_timer.function = &ixgbe_watchdog;
4166 adapter->watchdog_timer.data = (unsigned long)adapter;
4167
4168 INIT_WORK(&adapter->reset_task, ixgbe_reset_task);
cf8280ee 4169 INIT_WORK(&adapter->watchdog_task, ixgbe_watchdog_task);
9a799d71 4170
021230d4
AV		 4171 err = ixgbe_init_interrupt_scheme(adapter);
4172 if (err)
4173 goto err_sw_init;
9a799d71
AK		 4174
4175 /* print bus type/speed/width info */
4176 pci_read_config_word(pdev, IXGBE_PCI_LINK_STATUS, &link_status);
4177 link_speed = link_status & IXGBE_PCI_LINK_SPEED;
4178 link_width = link_status & IXGBE_PCI_LINK_WIDTH;
7c510e4b 4179 dev_info(&pdev->dev, "(PCI Express:%s:%s) %pM\n",
b4617240
PW		 4180 ((link_speed == IXGBE_PCI_LINK_SPEED_5000) ? "5.0Gb/s" :
4181 (link_speed == IXGBE_PCI_LINK_SPEED_2500) ? "2.5Gb/s" :
4182 "Unknown"),
4183 ((link_width == IXGBE_PCI_LINK_WIDTH_8) ? "Width x8" :
4184 (link_width == IXGBE_PCI_LINK_WIDTH_4) ? "Width x4" :
4185 (link_width == IXGBE_PCI_LINK_WIDTH_2) ? "Width x2" :
4186 (link_width == IXGBE_PCI_LINK_WIDTH_1) ? "Width x1" :
4187 "Unknown"),
7c510e4b 4188 netdev->dev_addr);
c44ade9e 4189 ixgbe_read_pba_num_generic(hw, &part_num);
9a799d71 4190 dev_info(&pdev->dev, "MAC: %d, PHY: %d, PBA No: %06x-%03x\n",
b4617240
PW		 4191 hw->mac.type, hw->phy.type,
4192 (part_num >> 8), (part_num & 0xff));
9a799d71 4193
0c254d86
AK		 4194 if (link_width <= IXGBE_PCI_LINK_WIDTH_4) {
4195 dev_warn(&pdev->dev, "PCI-Express bandwidth available for "
b4617240
PW		 4196 "this card is not sufficient for optimal "
4197 "performance.\n");
0c254d86 4198 dev_warn(&pdev->dev, "For optimal performance a x8 "
b4617240 4199 "PCI-Express slot is required.\n");
0c254d86
AK		 4200 }
4201
9a799d71 4202 /* reset the hardware with the new settings */
c44ade9e
JB		 4203 hw->mac.ops.start_hw(hw);
4204
4205 /* link_config depends on start_hw being called at least once */
4206 err = ixgbe_link_config(hw);
4207 if (err) {
4208 dev_err(&pdev->dev, "setup_link_speed FAILED %d\n", err);
4209 goto err_register;
4210 }
9a799d71
AK		 4211
4212 netif_carrier_off(netdev);
2f90b865 4213 netif_tx_stop_all_queues(netdev);
9a799d71 4214
021230d4
AV		 4215 ixgbe_napi_add_all(adapter);
4216
9a799d71
AK		 4217 strcpy(netdev->name, "eth%d");
4218 err = register_netdev(netdev);
4219 if (err)
4220 goto err_register;
4221
5dd2d332 4222#ifdef CONFIG_IXGBE_DCA
652f093f 4223 if (dca_add_requester(&pdev->dev) == 0) {
bd0362dd
JC		 4224 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
4225 /* always use CB2 mode, difference is masked
4226 * in the CB driver */
4227 IXGBE_WRITE_REG(hw, IXGBE_DCA_CTRL, 2);
4228 ixgbe_setup_dca(adapter);
4229 }
4230#endif
9a799d71
AK		 4231
4232 dev_info(&pdev->dev, "Intel(R) 10 Gigabit Network Connection\n");
4233 cards_found++;
4234 return 0;
4235
4236err_register:
5eba3699 4237 ixgbe_release_hw_control(adapter);
9a799d71
AK		 4238err_hw_init:
4239err_sw_init:
021230d4 4240 ixgbe_reset_interrupt_capability(adapter);
9a799d71 4241err_eeprom:
c4900be0
DS		 4242 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
4243 del_timer_sync(&adapter->sfp_timer);
4244 cancel_work_sync(&adapter->sfp_task);
9a799d71
AK		 4245 iounmap(hw->hw_addr);
4246err_ioremap:
4247 free_netdev(netdev);
4248err_alloc_etherdev:
4249 pci_release_regions(pdev);
4250err_pci_reg:
4251err_dma:
4252 pci_disable_device(pdev);
4253 return err;
4254}
4255
4256/**
4257 * ixgbe_remove - Device Removal Routine
4258 * @pdev: PCI device information struct
4259 *
4260 * ixgbe_remove is called by the PCI subsystem to alert the driver
4261 * that it should release a PCI device. The could be caused by a
4262 * Hot-Plug event, or because the driver is going to be removed from
4263 * memory.
4264 **/
4265static void __devexit ixgbe_remove(struct pci_dev *pdev)
4266{
4267 struct net_device *netdev = pci_get_drvdata(pdev);
4268 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6fabd715 4269 int err;
9a799d71
AK		 4270
4271 set_bit(__IXGBE_DOWN, &adapter->state);
c4900be0
DS		 4272 /* clear the module not found bit to make sure the worker won't
4273 * reschedule
4274 */
4275 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
9a799d71
AK		 4276 del_timer_sync(&adapter->watchdog_timer);
4277
c4900be0
DS		 4278 del_timer_sync(&adapter->sfp_timer);
4279 cancel_work_sync(&adapter->watchdog_task);
4280 cancel_work_sync(&adapter->sfp_task);
9a799d71
AK		 4281 flush_scheduled_work();
4282
5dd2d332 4283#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 4284 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
4285 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
4286 dca_remove_requester(&pdev->dev);
4287 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
4288 }
4289
4290#endif
c4900be0
DS		 4291 if (netdev->reg_state == NETREG_REGISTERED)
4292 unregister_netdev(netdev);
9a799d71 4293
021230d4 4294 ixgbe_reset_interrupt_capability(adapter);
5eba3699 4295
021230d4 4296 ixgbe_release_hw_control(adapter);
9a799d71
AK		 4297
4298 iounmap(adapter->hw.hw_addr);
4299 pci_release_regions(pdev);
4300
021230d4 4301 DPRINTK(PROBE, INFO, "complete\n");
b3c8b4ba 4302 ixgbe_napi_del_all(adapter);
021230d4
AV		 4303 kfree(adapter->tx_ring);
4304 kfree(adapter->rx_ring);
4305
9a799d71
AK		 4306 free_netdev(netdev);
4307
6fabd715
PWJ		 4308 err = pci_disable_pcie_error_reporting(pdev);
4309 if (err)
4310 dev_err(&pdev->dev,
4311 "pci_disable_pcie_error_reporting failed 0x%x\n", err);
4312
9a799d71
AK		 4313 pci_disable_device(pdev);
4314}
4315
4316/**
4317 * ixgbe_io_error_detected - called when PCI error is detected
4318 * @pdev: Pointer to PCI device
4319 * @state: The current pci connection state
4320 *
4321 * This function is called after a PCI bus error affecting
4322 * this device has been detected.
4323 */
4324static pci_ers_result_t ixgbe_io_error_detected(struct pci_dev *pdev,
b4617240 4325 pci_channel_state_t state)
9a799d71
AK		 4326{
4327 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 4328 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 4329
4330 netif_device_detach(netdev);
4331
4332 if (netif_running(netdev))
4333 ixgbe_down(adapter);
4334 pci_disable_device(pdev);
4335
b4617240 4336 /* Request a slot reset. */
9a799d71
AK		 4337 return PCI_ERS_RESULT_NEED_RESET;
4338}
4339
4340/**
4341 * ixgbe_io_slot_reset - called after the pci bus has been reset.
4342 * @pdev: Pointer to PCI device
4343 *
4344 * Restart the card from scratch, as if from a cold-boot.
4345 */
4346static pci_ers_result_t ixgbe_io_slot_reset(struct pci_dev *pdev)
4347{
4348 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 4349 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6fabd715
PWJ		 4350 pci_ers_result_t result;
4351 int err;
9a799d71
AK		 4352
4353 if (pci_enable_device(pdev)) {
4354 DPRINTK(PROBE, ERR,
b4617240 4355 "Cannot re-enable PCI device after reset.\n");
6fabd715
PWJ		 4356 result = PCI_ERS_RESULT_DISCONNECT;
4357 } else {
4358 pci_set_master(pdev);
4359 pci_restore_state(pdev);
9a799d71 4360
6fabd715
PWJ		 4361 pci_enable_wake(pdev, PCI_D3hot, 0);
4362 pci_enable_wake(pdev, PCI_D3cold, 0);
9a799d71 4363
6fabd715
PWJ		 4364 ixgbe_reset(adapter);
4365
4366 result = PCI_ERS_RESULT_RECOVERED;
4367 }
4368
4369 err = pci_cleanup_aer_uncorrect_error_status(pdev);
4370 if (err) {
4371 dev_err(&pdev->dev,
4372 "pci_cleanup_aer_uncorrect_error_status failed 0x%0x\n", err);
4373 /* non-fatal, continue */
4374 }
9a799d71 4375
6fabd715 4376 return result;
9a799d71
AK		 4377}
4378
4379/**
4380 * ixgbe_io_resume - called when traffic can start flowing again.
4381 * @pdev: Pointer to PCI device
4382 *
4383 * This callback is called when the error recovery driver tells us that
4384 * its OK to resume normal operation.
4385 */
4386static void ixgbe_io_resume(struct pci_dev *pdev)
4387{
4388 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 4389 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 4390
4391 if (netif_running(netdev)) {
4392 if (ixgbe_up(adapter)) {
4393 DPRINTK(PROBE, INFO, "ixgbe_up failed after reset\n");
4394 return;
4395 }
4396 }
4397
4398 netif_device_attach(netdev);
9a799d71
AK		 4399}
4400
4401static struct pci_error_handlers ixgbe_err_handler = {
4402 .error_detected = ixgbe_io_error_detected,
4403 .slot_reset = ixgbe_io_slot_reset,
4404 .resume = ixgbe_io_resume,
4405};
4406
4407static struct pci_driver ixgbe_driver = {
4408 .name = ixgbe_driver_name,
4409 .id_table = ixgbe_pci_tbl,
4410 .probe = ixgbe_probe,
4411 .remove = __devexit_p(ixgbe_remove),
4412#ifdef CONFIG_PM
4413 .suspend = ixgbe_suspend,
4414 .resume = ixgbe_resume,
4415#endif
4416 .shutdown = ixgbe_shutdown,
4417 .err_handler = &ixgbe_err_handler
4418};
4419
4420/**
4421 * ixgbe_init_module - Driver Registration Routine
4422 *
4423 * ixgbe_init_module is the first routine called when the driver is
4424 * loaded. All it does is register with the PCI subsystem.
4425 **/
4426static int __init ixgbe_init_module(void)
4427{
4428 int ret;
4429 printk(KERN_INFO "%s: %s - version %s\n", ixgbe_driver_name,
4430 ixgbe_driver_string, ixgbe_driver_version);
4431
4432 printk(KERN_INFO "%s: %s\n", ixgbe_driver_name, ixgbe_copyright);
4433
5dd2d332 4434#ifdef CONFIG_IXGBE_DCA
bd0362dd 4435 dca_register_notify(&dca_notifier);
bd0362dd 4436#endif
5dd2d332 4437
9a799d71
AK		 4438 ret = pci_register_driver(&ixgbe_driver);
4439 return ret;
4440}
b4617240 4441
9a799d71
AK		 4442module_init(ixgbe_init_module);
4443
4444/**
4445 * ixgbe_exit_module - Driver Exit Cleanup Routine
4446 *
4447 * ixgbe_exit_module is called just before the driver is removed
4448 * from memory.
4449 **/
4450static void __exit ixgbe_exit_module(void)
4451{
5dd2d332 4452#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 4453 dca_unregister_notify(&dca_notifier);
4454#endif
9a799d71
AK		 4455 pci_unregister_driver(&ixgbe_driver);
4456}
bd0362dd 4457
5dd2d332 4458#ifdef CONFIG_IXGBE_DCA
bd0362dd 4459static int ixgbe_notify_dca(struct notifier_block *nb, unsigned long event,
b4617240 4460 void *p)
bd0362dd
JC		 4461{
4462 int ret_val;
4463
4464 ret_val = driver_for_each_device(&ixgbe_driver.driver, NULL, &event,
b4617240 4465 __ixgbe_notify_dca);
bd0362dd
JC		 4466
4467 return ret_val ? NOTIFY_BAD : NOTIFY_DONE;
4468}
5dd2d332 4469#endif /* CONFIG_IXGBE_DCA */
bd0362dd 4470
9a799d71
AK		 4471module_exit(ixgbe_exit_module);
4472
4473/* ixgbe_main.c */
Clone of davem's net-next-2.6 tree