2 * JMicron JMC2x0 series PCIe Ethernet Linux Device Driver
4 * Copyright 2008 JMicron Technology Corporation
5 * http://www.jmicron.com/
7 * Author: Guo-Fu Tseng <cooldavid@cooldavid.org>
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License.
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
24 #ifndef __JME_H_INCLUDED__
25 #define __JME_H_INCLUDED__
27 #define DRV_NAME "jme"
28 #define DRV_VERSION "1.0.6.1-jmmod"
29 #define PFX DRV_NAME ": "
31 #define PCI_DEVICE_ID_JMICRON_JMC250 0x0250
32 #define PCI_DEVICE_ID_JMICRON_JMC260 0x0260
35 * Message related definitions
37 #define JME_DEF_MSG_ENABLE \
44 #define jeprintk(pdev, fmt, args...) \
45 printk(KERN_ERR PFX fmt, ## args)
48 #define tx_dbg(priv, fmt, args...) \
49 printk(KERN_DEBUG "%s: " fmt, (priv)->dev->name, ##args)
51 #define tx_dbg(priv, fmt, args...) \
54 printk(KERN_DEBUG "%s: " fmt, (priv)->dev->name, ##args); \
58 #if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,33)
59 #define jme_msg(msglvl, type, priv, fmt, args...) \
60 if (netif_msg_##type(priv)) \
61 printk(msglvl "%s: " fmt, (priv)->dev->name, ## args)
63 #define msg_probe(priv, fmt, args...) \
64 jme_msg(KERN_INFO, probe, priv, fmt, ## args)
66 #define msg_link(priv, fmt, args...) \
67 jme_msg(KERN_INFO, link, priv, fmt, ## args)
69 #define msg_intr(priv, fmt, args...) \
70 jme_msg(KERN_INFO, intr, priv, fmt, ## args)
72 #define msg_rx_err(priv, fmt, args...) \
73 jme_msg(KERN_ERR, rx_err, priv, fmt, ## args)
75 #define msg_rx_status(priv, fmt, args...) \
76 jme_msg(KERN_INFO, rx_status, priv, fmt, ## args)
78 #define msg_tx_err(priv, fmt, args...) \
79 jme_msg(KERN_ERR, tx_err, priv, fmt, ## args)
81 #define msg_tx_done(priv, fmt, args...) \
82 jme_msg(KERN_INFO, tx_done, priv, fmt, ## args)
84 #define msg_tx_queued(priv, fmt, args...) \
85 jme_msg(KERN_INFO, tx_queued, priv, fmt, ## args)
87 #define msg_hw(priv, fmt, args...) \
88 jme_msg(KERN_ERR, hw, priv, fmt, ## args)
92 * Extra PCI Configuration space interface
94 #define PCI_DCSR_MRRS 0x59
95 #define PCI_DCSR_MRRS_MASK 0x70
97 enum pci_dcsr_mrrs_vals {
119 __u8 wn; /* Number of write actions */
120 __u8 rn; /* Number of read actions */
121 __u8 bitn; /* Number of bits per action */
122 __u8 spd; /* The maxim acceptable speed of controller, in MHz.*/
123 __u8 mode; /* CPOL, CPHA, and Duplex mode of SPI */
125 /* Internal use only */
129 u16 halfclk; /* Half of clock cycle calculated from spd, in ns */
132 enum jme_spi_op_bits {
133 SPI_MODE_CPHA = 0x01,
134 SPI_MODE_CPOL = 0x02,
138 #define HALF_US 500 /* 500 ns */
139 #define JMESPIIOCTL SIOCDEVPRIVATE
142 * Dynamic(adaptive)/Static PCC values
144 enum dynamic_pcc_values {
161 unsigned long last_bytes;
162 unsigned long last_pkts;
163 unsigned long intr_cnt;
165 unsigned char attempt;
168 #define PCC_INTERVAL_US 100000
169 #define PCC_INTERVAL (HZ / (1000000 / PCC_INTERVAL_US))
170 #define PCC_P3_THRESHOLD (2 * 1024 * 1024)
171 #define PCC_P2_THRESHOLD 800
172 #define PCC_INTR_THRESHOLD 800
173 #define PCC_TX_TO 1000
179 * TX/RX Ring DESC Count Must be multiple of 16 and <= 1024
181 #define RING_DESC_ALIGN 16 /* Descriptor alignment */
182 #define TX_DESC_SIZE 16
184 #define TX_RING_ALLOC_SIZE(s) ((s * TX_DESC_SIZE) + RING_DESC_ALIGN)
244 enum jme_txdesc_flags_bits {
255 #define TXDESC_MSS_SHIFT 2
256 enum jme_txwbdesc_flags_bits {
259 TXWBFLAG_TMOUT = 0x20,
260 TXWBFLAG_TRYOUT = 0x10,
263 TXWBFLAG_ALLERR = TXWBFLAG_TMOUT |
268 #define RX_DESC_SIZE 16
270 #define RX_RING_ALLOC_SIZE(s) ((s * RX_DESC_SIZE) + RING_DESC_ALIGN)
271 #define RX_BUF_DMA_ALIGN 8
272 #define RX_PREPAD_SIZE 10
273 #define ETH_CRC_LEN 2
274 #define RX_VLANHDR_LEN 2
275 #define RX_EXTRA_LEN (RX_PREPAD_SIZE + \
322 enum jme_rxdesc_flags_bits {
328 enum jme_rxwbdesc_flags_bits {
329 RXWBFLAG_OWN = 0x8000,
330 RXWBFLAG_INT = 0x4000,
331 RXWBFLAG_MF = 0x2000,
332 RXWBFLAG_64BIT = 0x2000,
333 RXWBFLAG_TCPON = 0x1000,
334 RXWBFLAG_UDPON = 0x0800,
335 RXWBFLAG_IPCS = 0x0400,
336 RXWBFLAG_TCPCS = 0x0200,
337 RXWBFLAG_UDPCS = 0x0100,
338 RXWBFLAG_TAGON = 0x0080,
339 RXWBFLAG_IPV4 = 0x0040,
340 RXWBFLAG_IPV6 = 0x0020,
341 RXWBFLAG_PAUSE = 0x0010,
342 RXWBFLAG_MAGIC = 0x0008,
343 RXWBFLAG_WAKEUP = 0x0004,
344 RXWBFLAG_DEST = 0x0003,
345 RXWBFLAG_DEST_UNI = 0x0001,
346 RXWBFLAG_DEST_MUL = 0x0002,
347 RXWBFLAG_DEST_BRO = 0x0003,
350 enum jme_rxwbdesc_desccnt_mask {
351 RXWBDCNT_WBCPL = 0x80,
352 RXWBDCNT_DCNT = 0x7F,
355 enum jme_rxwbdesc_errstat_bits {
356 RXWBERR_LIMIT = 0x80,
357 RXWBERR_MIIER = 0x40,
358 RXWBERR_NIBON = 0x20,
359 RXWBERR_COLON = 0x10,
360 RXWBERR_ABORT = 0x08,
361 RXWBERR_SHORT = 0x04,
362 RXWBERR_OVERUN = 0x02,
363 RXWBERR_CRCERR = 0x01,
364 RXWBERR_ALLERR = 0xFF,
368 * Buffer information corresponding to ring descriptors.
370 struct jme_buffer_info {
375 unsigned long start_xmit;
379 * The structure holding buffer information and ring descriptors all together.
382 void *alloc; /* pointer to allocated memory */
383 void *desc; /* pointer to ring memory */
384 dma_addr_t dmaalloc; /* phys address of ring alloc */
385 dma_addr_t dma; /* phys address for ring dma */
387 /* Buffer information corresponding to each descriptor */
388 struct jme_buffer_info *bufinf;
391 atomic_t next_to_clean;
395 #if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,18)
398 #define netdev_alloc_skb(dev, len) dev_alloc_skb(len)
399 #define PCI_VENDOR_ID_JMICRON 0x197B
402 #if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,19)
403 #define PCI_VDEVICE(vendor, device) \
404 PCI_VENDOR_ID_##vendor, (device), \
405 PCI_ANY_ID, PCI_ANY_ID, 0, 0
408 #if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,21)
409 #define NET_STAT(priv) priv->stats
410 #define NETDEV_GET_STATS(netdev, fun_ptr) \
411 netdev->get_stats = fun_ptr
412 #define DECLARE_NET_DEVICE_STATS struct net_device_stats stats;
414 * CentOS 5.5 have *_hdr helpers back-ported
416 #ifdef RHEL_RELEASE_CODE
417 #if RHEL_RELEASE_CODE < RHEL_RELEASE_VERSION(5,5)
418 #define __DEFINE_IPHDR_HELPERS__
421 #define __DEFINE_IPHDR_HELPERS__
424 #define NET_STAT(priv) (priv->dev->stats)
425 #define NETDEV_GET_STATS(netdev, fun_ptr)
426 #define DECLARE_NET_DEVICE_STATS
429 #ifdef __DEFINE_IPHDR_HELPERS__
430 static inline struct iphdr *ip_hdr(const struct sk_buff *skb)
435 static inline struct ipv6hdr *ipv6_hdr(const struct sk_buff *skb)
437 return skb->nh.ipv6h;
440 static inline struct tcphdr *tcp_hdr(const struct sk_buff *skb)
446 #if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,23)
447 #define DECLARE_NAPI_STRUCT
448 #define NETIF_NAPI_SET(dev, napis, pollfn, q) \
449 dev->poll = pollfn; \
451 #define JME_NAPI_HOLDER(holder) struct net_device *holder
452 #define JME_NAPI_WEIGHT(w) int *w
453 #define JME_NAPI_WEIGHT_VAL(w) *w
454 #define JME_NAPI_WEIGHT_SET(w, r) *w = r
455 #define DECLARE_NETDEV struct net_device *netdev = jme->dev;
456 #define JME_RX_COMPLETE(dev, napis) netif_rx_complete(dev)
457 #define JME_NAPI_ENABLE(priv) netif_poll_enable(priv->dev);
458 #define JME_NAPI_DISABLE(priv) netif_poll_disable(priv->dev);
459 #define JME_RX_SCHEDULE_PREP(priv) \
460 netif_rx_schedule_prep(priv->dev)
461 #define JME_RX_SCHEDULE(priv) \
462 __netif_rx_schedule(priv->dev);
464 #define DECLARE_NAPI_STRUCT struct napi_struct napi;
465 #define NETIF_NAPI_SET(dev, napis, pollfn, q) \
466 netif_napi_add(dev, napis, pollfn, q);
467 #define JME_NAPI_HOLDER(holder) struct napi_struct *holder
468 #define JME_NAPI_WEIGHT(w) int w
469 #define JME_NAPI_WEIGHT_VAL(w) w
470 #define JME_NAPI_WEIGHT_SET(w, r)
471 #define DECLARE_NETDEV
472 #define JME_RX_COMPLETE(dev, napis) napi_complete(napis)
473 #define JME_NAPI_ENABLE(priv) napi_enable(&priv->napi);
474 #define JME_NAPI_DISABLE(priv) \
475 if (!napi_disable_pending(&priv->napi)) \
476 napi_disable(&priv->napi);
477 #define JME_RX_SCHEDULE_PREP(priv) \
478 napi_schedule_prep(&priv->napi)
479 #define JME_RX_SCHEDULE(priv) \
480 __napi_schedule(&priv->napi);
484 * Jmac Adapter Private data
487 struct pci_dev *pdev;
488 struct net_device *dev;
490 struct mii_if_info mii_if;
491 struct jme_ring rxring[RX_RING_NR];
492 struct jme_ring txring[TX_RING_NR];
494 spinlock_t macaddr_lock;
495 spinlock_t rxmcs_lock;
496 struct tasklet_struct rxempty_task;
497 struct tasklet_struct rxclean_task;
498 struct tasklet_struct txclean_task;
499 struct tasklet_struct linkch_task;
500 struct tasklet_struct pcc_task;
511 u32 tx_wake_threshold;
515 unsigned int fpgaver;
516 unsigned int chiprev;
519 struct ethtool_cmd old_ecmd;
520 unsigned int old_mtu;
521 struct vlan_group *vlgrp;
522 struct dynpcc_info dpi;
524 atomic_t link_changing;
525 atomic_t tx_cleaning;
526 atomic_t rx_cleaning;
528 int (*jme_rx)(struct sk_buff *skb);
529 int (*jme_vlan_rx)(struct sk_buff *skb,
530 struct vlan_group *grp,
531 unsigned short vlan_tag);
533 DECLARE_NET_DEVICE_STATS
536 #if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,21)
537 static struct net_device_stats *
538 jme_get_stats(struct net_device *netdev)
540 struct jme_adapter *jme = netdev_priv(netdev);
545 enum jme_flags_bits {
551 JME_FLAG_SHUTDOWN = 6,
554 #define TX_TIMEOUT (5 * HZ)
555 #define JME_REG_LEN 0x500
556 #define MAX_ETHERNET_JUMBO_PACKET_SIZE 9216
558 #if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,23)
559 static inline struct jme_adapter*
560 jme_napi_priv(struct net_device *holder)
562 struct jme_adapter *jme;
563 jme = netdev_priv(holder);
567 static inline struct jme_adapter*
568 jme_napi_priv(struct napi_struct *napi)
570 struct jme_adapter *jme;
571 jme = container_of(napi, struct jme_adapter, napi);
579 enum jme_iomap_offsets {
586 enum jme_iomap_lens {
593 enum jme_iomap_regs {
594 JME_TXCS = JME_MAC | 0x00, /* Transmit Control and Status */
595 JME_TXDBA_LO = JME_MAC | 0x04, /* Transmit Queue Desc Base Addr */
596 JME_TXDBA_HI = JME_MAC | 0x08, /* Transmit Queue Desc Base Addr */
597 JME_TXQDC = JME_MAC | 0x0C, /* Transmit Queue Desc Count */
598 JME_TXNDA = JME_MAC | 0x10, /* Transmit Queue Next Desc Addr */
599 JME_TXMCS = JME_MAC | 0x14, /* Transmit MAC Control Status */
600 JME_TXPFC = JME_MAC | 0x18, /* Transmit Pause Frame Control */
601 JME_TXTRHD = JME_MAC | 0x1C, /* Transmit Timer/Retry@Half-Dup */
603 JME_RXCS = JME_MAC | 0x20, /* Receive Control and Status */
604 JME_RXDBA_LO = JME_MAC | 0x24, /* Receive Queue Desc Base Addr */
605 JME_RXDBA_HI = JME_MAC | 0x28, /* Receive Queue Desc Base Addr */
606 JME_RXQDC = JME_MAC | 0x2C, /* Receive Queue Desc Count */
607 JME_RXNDA = JME_MAC | 0x30, /* Receive Queue Next Desc Addr */
608 JME_RXMCS = JME_MAC | 0x34, /* Receive MAC Control Status */
609 JME_RXUMA_LO = JME_MAC | 0x38, /* Receive Unicast MAC Address */
610 JME_RXUMA_HI = JME_MAC | 0x3C, /* Receive Unicast MAC Address */
611 JME_RXMCHT_LO = JME_MAC | 0x40, /* Recv Multicast Addr HashTable */
612 JME_RXMCHT_HI = JME_MAC | 0x44, /* Recv Multicast Addr HashTable */
613 JME_WFODP = JME_MAC | 0x48, /* Wakeup Frame Output Data Port */
614 JME_WFOI = JME_MAC | 0x4C, /* Wakeup Frame Output Interface */
616 JME_SMI = JME_MAC | 0x50, /* Station Management Interface */
617 JME_GHC = JME_MAC | 0x54, /* Global Host Control */
618 JME_PMCS = JME_MAC | 0x60, /* Power Management Control/Stat */
621 JME_PHY_CS = JME_PHY | 0x28, /* PHY Ctrl and Status Register */
622 JME_PHY_LINK = JME_PHY | 0x30, /* PHY Link Status Register */
623 JME_SMBCSR = JME_PHY | 0x40, /* SMB Control and Status */
624 JME_SMBINTF = JME_PHY | 0x44, /* SMB Interface */
627 JME_TMCSR = JME_MISC | 0x00, /* Timer Control/Status Register */
628 JME_GPREG0 = JME_MISC | 0x08, /* General purpose REG-0 */
629 JME_GPREG1 = JME_MISC | 0x0C, /* General purpose REG-1 */
630 JME_IEVE = JME_MISC | 0x20, /* Interrupt Event Status */
631 JME_IREQ = JME_MISC | 0x24, /* Intr Req Status(For Debug) */
632 JME_IENS = JME_MISC | 0x28, /* Intr Enable - Setting Port */
633 JME_IENC = JME_MISC | 0x2C, /* Interrupt Enable - Clear Port */
634 JME_PCCRX0 = JME_MISC | 0x30, /* PCC Control for RX Queue 0 */
635 JME_PCCTX = JME_MISC | 0x40, /* PCC Control for TX Queues */
636 JME_CHIPMODE = JME_MISC | 0x44, /* Identify FPGA Version */
637 JME_SHBA_HI = JME_MISC | 0x48, /* Shadow Register Base HI */
638 JME_SHBA_LO = JME_MISC | 0x4C, /* Shadow Register Base LO */
639 JME_TIMER1 = JME_MISC | 0x70, /* Timer1 */
640 JME_TIMER2 = JME_MISC | 0x74, /* Timer2 */
641 JME_APMC = JME_MISC | 0x7C, /* Aggressive Power Mode Control */
642 JME_PCCSRX0 = JME_MISC | 0x80, /* PCC Status of RX0 */
646 * TX Control/Status Bits
649 TXCS_QUEUE7S = 0x00008000,
650 TXCS_QUEUE6S = 0x00004000,
651 TXCS_QUEUE5S = 0x00002000,
652 TXCS_QUEUE4S = 0x00001000,
653 TXCS_QUEUE3S = 0x00000800,
654 TXCS_QUEUE2S = 0x00000400,
655 TXCS_QUEUE1S = 0x00000200,
656 TXCS_QUEUE0S = 0x00000100,
657 TXCS_FIFOTH = 0x000000C0,
658 TXCS_DMASIZE = 0x00000030,
659 TXCS_BURST = 0x00000004,
660 TXCS_ENABLE = 0x00000001,
663 enum jme_txcs_value {
664 TXCS_FIFOTH_16QW = 0x000000C0,
665 TXCS_FIFOTH_12QW = 0x00000080,
666 TXCS_FIFOTH_8QW = 0x00000040,
667 TXCS_FIFOTH_4QW = 0x00000000,
669 TXCS_DMASIZE_64B = 0x00000000,
670 TXCS_DMASIZE_128B = 0x00000010,
671 TXCS_DMASIZE_256B = 0x00000020,
672 TXCS_DMASIZE_512B = 0x00000030,
674 TXCS_SELECT_QUEUE0 = 0x00000000,
675 TXCS_SELECT_QUEUE1 = 0x00010000,
676 TXCS_SELECT_QUEUE2 = 0x00020000,
677 TXCS_SELECT_QUEUE3 = 0x00030000,
678 TXCS_SELECT_QUEUE4 = 0x00040000,
679 TXCS_SELECT_QUEUE5 = 0x00050000,
680 TXCS_SELECT_QUEUE6 = 0x00060000,
681 TXCS_SELECT_QUEUE7 = 0x00070000,
683 TXCS_DEFAULT = TXCS_FIFOTH_4QW |
687 #define JME_TX_DISABLE_TIMEOUT 10 /* 10 msec */
690 * TX MAC Control/Status Bits
692 enum jme_txmcs_bit_masks {
693 TXMCS_IFG2 = 0xC0000000,
694 TXMCS_IFG1 = 0x30000000,
695 TXMCS_TTHOLD = 0x00000300,
696 TXMCS_FBURST = 0x00000080,
697 TXMCS_CARRIEREXT = 0x00000040,
698 TXMCS_DEFER = 0x00000020,
699 TXMCS_BACKOFF = 0x00000010,
700 TXMCS_CARRIERSENSE = 0x00000008,
701 TXMCS_COLLISION = 0x00000004,
702 TXMCS_CRC = 0x00000002,
703 TXMCS_PADDING = 0x00000001,
706 enum jme_txmcs_values {
707 TXMCS_IFG2_6_4 = 0x00000000,
708 TXMCS_IFG2_8_5 = 0x40000000,
709 TXMCS_IFG2_10_6 = 0x80000000,
710 TXMCS_IFG2_12_7 = 0xC0000000,
712 TXMCS_IFG1_8_4 = 0x00000000,
713 TXMCS_IFG1_12_6 = 0x10000000,
714 TXMCS_IFG1_16_8 = 0x20000000,
715 TXMCS_IFG1_20_10 = 0x30000000,
717 TXMCS_TTHOLD_1_8 = 0x00000000,
718 TXMCS_TTHOLD_1_4 = 0x00000100,
719 TXMCS_TTHOLD_1_2 = 0x00000200,
720 TXMCS_TTHOLD_FULL = 0x00000300,
722 TXMCS_DEFAULT = TXMCS_IFG2_8_5 |
730 enum jme_txpfc_bits_masks {
731 TXPFC_VLAN_TAG = 0xFFFF0000,
732 TXPFC_VLAN_EN = 0x00008000,
733 TXPFC_PF_EN = 0x00000001,
736 enum jme_txtrhd_bits_masks {
737 TXTRHD_TXPEN = 0x80000000,
738 TXTRHD_TXP = 0x7FFFFF00,
739 TXTRHD_TXREN = 0x00000080,
740 TXTRHD_TXRL = 0x0000007F,
743 enum jme_txtrhd_shifts {
744 TXTRHD_TXP_SHIFT = 8,
745 TXTRHD_TXRL_SHIFT = 0,
749 * RX Control/Status Bits
751 enum jme_rxcs_bit_masks {
752 /* FIFO full threshold for transmitting Tx Pause Packet */
753 RXCS_FIFOTHTP = 0x30000000,
754 /* FIFO threshold for processing next packet */
755 RXCS_FIFOTHNP = 0x0C000000,
756 RXCS_DMAREQSZ = 0x03000000, /* DMA Request Size */
757 RXCS_QUEUESEL = 0x00030000, /* Queue selection */
758 RXCS_RETRYGAP = 0x0000F000, /* RX Desc full retry gap */
759 RXCS_RETRYCNT = 0x00000F00, /* RX Desc full retry counter */
760 RXCS_WAKEUP = 0x00000040, /* Enable receive wakeup packet */
761 RXCS_MAGIC = 0x00000020, /* Enable receive magic packet */
762 RXCS_SHORT = 0x00000010, /* Enable receive short packet */
763 RXCS_ABORT = 0x00000008, /* Enable receive errorr packet */
764 RXCS_QST = 0x00000004, /* Receive queue start */
765 RXCS_SUSPEND = 0x00000002,
766 RXCS_ENABLE = 0x00000001,
769 enum jme_rxcs_values {
770 RXCS_FIFOTHTP_16T = 0x00000000,
771 RXCS_FIFOTHTP_32T = 0x10000000,
772 RXCS_FIFOTHTP_64T = 0x20000000,
773 RXCS_FIFOTHTP_128T = 0x30000000,
775 RXCS_FIFOTHNP_16QW = 0x00000000,
776 RXCS_FIFOTHNP_32QW = 0x04000000,
777 RXCS_FIFOTHNP_64QW = 0x08000000,
778 RXCS_FIFOTHNP_128QW = 0x0C000000,
780 RXCS_DMAREQSZ_16B = 0x00000000,
781 RXCS_DMAREQSZ_32B = 0x01000000,
782 RXCS_DMAREQSZ_64B = 0x02000000,
783 RXCS_DMAREQSZ_128B = 0x03000000,
785 RXCS_QUEUESEL_Q0 = 0x00000000,
786 RXCS_QUEUESEL_Q1 = 0x00010000,
787 RXCS_QUEUESEL_Q2 = 0x00020000,
788 RXCS_QUEUESEL_Q3 = 0x00030000,
790 RXCS_RETRYGAP_256ns = 0x00000000,
791 RXCS_RETRYGAP_512ns = 0x00001000,
792 RXCS_RETRYGAP_1024ns = 0x00002000,
793 RXCS_RETRYGAP_2048ns = 0x00003000,
794 RXCS_RETRYGAP_4096ns = 0x00004000,
795 RXCS_RETRYGAP_8192ns = 0x00005000,
796 RXCS_RETRYGAP_16384ns = 0x00006000,
797 RXCS_RETRYGAP_32768ns = 0x00007000,
799 RXCS_RETRYCNT_0 = 0x00000000,
800 RXCS_RETRYCNT_4 = 0x00000100,
801 RXCS_RETRYCNT_8 = 0x00000200,
802 RXCS_RETRYCNT_12 = 0x00000300,
803 RXCS_RETRYCNT_16 = 0x00000400,
804 RXCS_RETRYCNT_20 = 0x00000500,
805 RXCS_RETRYCNT_24 = 0x00000600,
806 RXCS_RETRYCNT_28 = 0x00000700,
807 RXCS_RETRYCNT_32 = 0x00000800,
808 RXCS_RETRYCNT_36 = 0x00000900,
809 RXCS_RETRYCNT_40 = 0x00000A00,
810 RXCS_RETRYCNT_44 = 0x00000B00,
811 RXCS_RETRYCNT_48 = 0x00000C00,
812 RXCS_RETRYCNT_52 = 0x00000D00,
813 RXCS_RETRYCNT_56 = 0x00000E00,
814 RXCS_RETRYCNT_60 = 0x00000F00,
816 RXCS_DEFAULT = RXCS_FIFOTHTP_128T |
817 RXCS_FIFOTHNP_128QW |
819 RXCS_RETRYGAP_256ns |
823 #define JME_RX_DISABLE_TIMEOUT 10 /* 10 msec */
826 * RX MAC Control/Status Bits
828 enum jme_rxmcs_bits {
829 RXMCS_ALLFRAME = 0x00000800,
830 RXMCS_BRDFRAME = 0x00000400,
831 RXMCS_MULFRAME = 0x00000200,
832 RXMCS_UNIFRAME = 0x00000100,
833 RXMCS_ALLMULFRAME = 0x00000080,
834 RXMCS_MULFILTERED = 0x00000040,
835 RXMCS_RXCOLLDEC = 0x00000020,
836 RXMCS_FLOWCTRL = 0x00000008,
837 RXMCS_VTAGRM = 0x00000004,
838 RXMCS_PREPAD = 0x00000002,
839 RXMCS_CHECKSUM = 0x00000001,
841 RXMCS_DEFAULT = RXMCS_VTAGRM |
848 * Wakeup Frame setup interface registers
850 #define WAKEUP_FRAME_NR 8
851 #define WAKEUP_FRAME_MASK_DWNR 4
853 enum jme_wfoi_bit_masks {
854 WFOI_MASK_SEL = 0x00000070,
855 WFOI_CRC_SEL = 0x00000008,
856 WFOI_FRAME_SEL = 0x00000007,
859 enum jme_wfoi_shifts {
864 * SMI Related definitions
866 enum jme_smi_bit_mask {
867 SMI_DATA_MASK = 0xFFFF0000,
868 SMI_REG_ADDR_MASK = 0x0000F800,
869 SMI_PHY_ADDR_MASK = 0x000007C0,
870 SMI_OP_WRITE = 0x00000020,
871 /* Set to 1, after req done it'll be cleared to 0 */
872 SMI_OP_REQ = 0x00000010,
873 SMI_OP_MDIO = 0x00000008, /* Software assess In/Out */
874 SMI_OP_MDOE = 0x00000004, /* Software Output Enable */
875 SMI_OP_MDC = 0x00000002, /* Software CLK Control */
876 SMI_OP_MDEN = 0x00000001, /* Software access Enable */
879 enum jme_smi_bit_shift {
881 SMI_REG_ADDR_SHIFT = 11,
882 SMI_PHY_ADDR_SHIFT = 6,
885 static inline u32 smi_reg_addr(int x)
887 return (x << SMI_REG_ADDR_SHIFT) & SMI_REG_ADDR_MASK;
890 static inline u32 smi_phy_addr(int x)
892 return (x << SMI_PHY_ADDR_SHIFT) & SMI_PHY_ADDR_MASK;
895 #define JME_PHY_TIMEOUT 100 /* 100 msec */
896 #define JME_PHY_REG_NR 32
899 * Global Host Control
901 enum jme_ghc_bit_mask {
902 GHC_SWRST = 0x40000000,
903 GHC_DPX = 0x00000040,
904 GHC_SPEED = 0x00000030,
905 GHC_LINK_POLL = 0x00000001,
908 enum jme_ghc_speed_val {
909 GHC_SPEED_10M = 0x00000010,
910 GHC_SPEED_100M = 0x00000020,
911 GHC_SPEED_1000M = 0x00000030,
914 enum jme_ghc_to_clk {
915 GHC_TO_CLK_OFF = 0x00000000,
916 GHC_TO_CLK_GPHY = 0x00400000,
917 GHC_TO_CLK_PCIE = 0x00800000,
918 GHC_TO_CLK_INVALID = 0x00C00000,
921 enum jme_ghc_txmac_clk {
922 GHC_TXMAC_CLK_OFF = 0x00000000,
923 GHC_TXMAC_CLK_GPHY = 0x00100000,
924 GHC_TXMAC_CLK_PCIE = 0x00200000,
925 GHC_TXMAC_CLK_INVALID = 0x00300000,
929 * Power management control and status register
931 enum jme_pmcs_bit_masks {
932 PMCS_WF7DET = 0x80000000,
933 PMCS_WF6DET = 0x40000000,
934 PMCS_WF5DET = 0x20000000,
935 PMCS_WF4DET = 0x10000000,
936 PMCS_WF3DET = 0x08000000,
937 PMCS_WF2DET = 0x04000000,
938 PMCS_WF1DET = 0x02000000,
939 PMCS_WF0DET = 0x01000000,
940 PMCS_LFDET = 0x00040000,
941 PMCS_LRDET = 0x00020000,
942 PMCS_MFDET = 0x00010000,
943 PMCS_WF7EN = 0x00008000,
944 PMCS_WF6EN = 0x00004000,
945 PMCS_WF5EN = 0x00002000,
946 PMCS_WF4EN = 0x00001000,
947 PMCS_WF3EN = 0x00000800,
948 PMCS_WF2EN = 0x00000400,
949 PMCS_WF1EN = 0x00000200,
950 PMCS_WF0EN = 0x00000100,
951 PMCS_LFEN = 0x00000004,
952 PMCS_LREN = 0x00000002,
953 PMCS_MFEN = 0x00000001,
957 * Giga PHY Status Registers
959 enum jme_phy_link_bit_mask {
960 PHY_LINK_SPEED_MASK = 0x0000C000,
961 PHY_LINK_DUPLEX = 0x00002000,
962 PHY_LINK_SPEEDDPU_RESOLVED = 0x00000800,
963 PHY_LINK_UP = 0x00000400,
964 PHY_LINK_AUTONEG_COMPLETE = 0x00000200,
965 PHY_LINK_MDI_STAT = 0x00000040,
968 enum jme_phy_link_speed_val {
969 PHY_LINK_SPEED_10M = 0x00000000,
970 PHY_LINK_SPEED_100M = 0x00004000,
971 PHY_LINK_SPEED_1000M = 0x00008000,
974 #define JME_SPDRSV_TIMEOUT 500 /* 500 us */
977 * SMB Control and Status
979 enum jme_smbcsr_bit_mask {
980 SMBCSR_CNACK = 0x00020000,
981 SMBCSR_RELOAD = 0x00010000,
982 SMBCSR_EEPROMD = 0x00000020,
983 SMBCSR_INITDONE = 0x00000010,
984 SMBCSR_BUSY = 0x0000000F,
987 enum jme_smbintf_bit_mask {
988 SMBINTF_HWDATR = 0xFF000000,
989 SMBINTF_HWDATW = 0x00FF0000,
990 SMBINTF_HWADDR = 0x0000FF00,
991 SMBINTF_HWRWN = 0x00000020,
992 SMBINTF_HWCMD = 0x00000010,
993 SMBINTF_FASTM = 0x00000008,
994 SMBINTF_GPIOSCL = 0x00000004,
995 SMBINTF_GPIOSDA = 0x00000002,
996 SMBINTF_GPIOEN = 0x00000001,
999 enum jme_smbintf_vals {
1000 SMBINTF_HWRWN_READ = 0x00000020,
1001 SMBINTF_HWRWN_WRITE = 0x00000000,
1004 enum jme_smbintf_shifts {
1005 SMBINTF_HWDATR_SHIFT = 24,
1006 SMBINTF_HWDATW_SHIFT = 16,
1007 SMBINTF_HWADDR_SHIFT = 8,
1010 #define JME_EEPROM_RELOAD_TIMEOUT 2000 /* 2000 msec */
1011 #define JME_SMB_BUSY_TIMEOUT 20 /* 20 msec */
1012 #define JME_SMB_LEN 256
1013 #define JME_EEPROM_MAGIC 0x250
1016 * Timer Control/Status Register
1018 enum jme_tmcsr_bit_masks {
1019 TMCSR_SWIT = 0x80000000,
1020 TMCSR_EN = 0x01000000,
1021 TMCSR_CNT = 0x00FFFFFF,
1025 * General Purpose REG-0
1027 enum jme_gpreg0_masks {
1028 GPREG0_DISSH = 0xFF000000,
1029 GPREG0_PCIRLMT = 0x00300000,
1030 GPREG0_PCCNOMUTCLR = 0x00040000,
1031 GPREG0_LNKINTPOLL = 0x00001000,
1032 GPREG0_PCCTMR = 0x00000300,
1033 GPREG0_PHYADDR = 0x0000001F,
1036 enum jme_gpreg0_vals {
1037 GPREG0_DISSH_DW7 = 0x80000000,
1038 GPREG0_DISSH_DW6 = 0x40000000,
1039 GPREG0_DISSH_DW5 = 0x20000000,
1040 GPREG0_DISSH_DW4 = 0x10000000,
1041 GPREG0_DISSH_DW3 = 0x08000000,
1042 GPREG0_DISSH_DW2 = 0x04000000,
1043 GPREG0_DISSH_DW1 = 0x02000000,
1044 GPREG0_DISSH_DW0 = 0x01000000,
1045 GPREG0_DISSH_ALL = 0xFF000000,
1047 GPREG0_PCIRLMT_8 = 0x00000000,
1048 GPREG0_PCIRLMT_6 = 0x00100000,
1049 GPREG0_PCIRLMT_5 = 0x00200000,
1050 GPREG0_PCIRLMT_4 = 0x00300000,
1052 GPREG0_PCCTMR_16ns = 0x00000000,
1053 GPREG0_PCCTMR_256ns = 0x00000100,
1054 GPREG0_PCCTMR_1us = 0x00000200,
1055 GPREG0_PCCTMR_1ms = 0x00000300,
1057 GPREG0_PHYADDR_1 = 0x00000001,
1059 GPREG0_DEFAULT = GPREG0_PCIRLMT_4 |
1065 * General Purpose REG-1
1066 * Note: All theses bits defined here are for
1067 * Chip mode revision 0x11 only
1069 enum jme_gpreg1_masks {
1070 GPREG1_INTRDELAYUNIT = 0x00000018,
1071 GPREG1_INTRDELAYENABLE = 0x00000007,
1074 enum jme_gpreg1_vals {
1075 GPREG1_RSSPATCH = 0x00000040,
1076 GPREG1_HALFMODEPATCH = 0x00000020,
1078 GPREG1_INTDLYUNIT_16NS = 0x00000000,
1079 GPREG1_INTDLYUNIT_256NS = 0x00000008,
1080 GPREG1_INTDLYUNIT_1US = 0x00000010,
1081 GPREG1_INTDLYUNIT_16US = 0x00000018,
1083 GPREG1_INTDLYEN_1U = 0x00000001,
1084 GPREG1_INTDLYEN_2U = 0x00000002,
1085 GPREG1_INTDLYEN_3U = 0x00000003,
1086 GPREG1_INTDLYEN_4U = 0x00000004,
1087 GPREG1_INTDLYEN_5U = 0x00000005,
1088 GPREG1_INTDLYEN_6U = 0x00000006,
1089 GPREG1_INTDLYEN_7U = 0x00000007,
1091 GPREG1_DEFAULT = 0x00000000,
1095 * Interrupt Status Bits
1097 enum jme_interrupt_bits {
1098 INTR_SWINTR = 0x80000000,
1099 INTR_TMINTR = 0x40000000,
1100 INTR_LINKCH = 0x20000000,
1101 INTR_PAUSERCV = 0x10000000,
1102 INTR_MAGICRCV = 0x08000000,
1103 INTR_WAKERCV = 0x04000000,
1104 INTR_PCCRX0TO = 0x02000000,
1105 INTR_PCCRX1TO = 0x01000000,
1106 INTR_PCCRX2TO = 0x00800000,
1107 INTR_PCCRX3TO = 0x00400000,
1108 INTR_PCCTXTO = 0x00200000,
1109 INTR_PCCRX0 = 0x00100000,
1110 INTR_PCCRX1 = 0x00080000,
1111 INTR_PCCRX2 = 0x00040000,
1112 INTR_PCCRX3 = 0x00020000,
1113 INTR_PCCTX = 0x00010000,
1114 INTR_RX3EMP = 0x00008000,
1115 INTR_RX2EMP = 0x00004000,
1116 INTR_RX1EMP = 0x00002000,
1117 INTR_RX0EMP = 0x00001000,
1118 INTR_RX3 = 0x00000800,
1119 INTR_RX2 = 0x00000400,
1120 INTR_RX1 = 0x00000200,
1121 INTR_RX0 = 0x00000100,
1122 INTR_TX7 = 0x00000080,
1123 INTR_TX6 = 0x00000040,
1124 INTR_TX5 = 0x00000020,
1125 INTR_TX4 = 0x00000010,
1126 INTR_TX3 = 0x00000008,
1127 INTR_TX2 = 0x00000004,
1128 INTR_TX1 = 0x00000002,
1129 INTR_TX0 = 0x00000001,
1132 static const u32 INTR_ENABLE = INTR_SWINTR |
1142 * PCC Control Registers
1144 enum jme_pccrx_masks {
1145 PCCRXTO_MASK = 0xFFFF0000,
1146 PCCRX_MASK = 0x0000FF00,
1149 enum jme_pcctx_masks {
1150 PCCTXTO_MASK = 0xFFFF0000,
1151 PCCTX_MASK = 0x0000FF00,
1152 PCCTX_QS_MASK = 0x000000FF,
1155 enum jme_pccrx_shifts {
1160 enum jme_pcctx_shifts {
1165 enum jme_pcctx_bits {
1166 PCCTXQ0_EN = 0x00000001,
1167 PCCTXQ1_EN = 0x00000002,
1168 PCCTXQ2_EN = 0x00000004,
1169 PCCTXQ3_EN = 0x00000008,
1170 PCCTXQ4_EN = 0x00000010,
1171 PCCTXQ5_EN = 0x00000020,
1172 PCCTXQ6_EN = 0x00000040,
1173 PCCTXQ7_EN = 0x00000080,
1177 * Chip Mode Register
1179 enum jme_chipmode_bit_masks {
1180 CM_FPGAVER_MASK = 0xFFFF0000,
1181 CM_CHIPREV_MASK = 0x0000FF00,
1182 CM_CHIPMODE_MASK = 0x0000000F,
1185 enum jme_chipmode_shifts {
1186 CM_FPGAVER_SHIFT = 16,
1187 CM_CHIPREV_SHIFT = 8,
1191 * Aggressive Power Mode Control
1193 enum jme_apmc_bits {
1194 JME_APMC_PCIE_SD_EN = 0x40000000,
1195 JME_APMC_PSEUDO_HP_EN = 0x20000000,
1196 JME_APMC_EPIEN = 0x04000000,
1197 JME_APMC_EPIEN_CTRL = 0x03000000,
1200 enum jme_apmc_values {
1201 JME_APMC_EPIEN_CTRL_EN = 0x02000000,
1202 JME_APMC_EPIEN_CTRL_DIS = 0x01000000,
1205 #define APMC_PHP_SHUTDOWN_DELAY (10 * 1000 * 1000)
1208 static char *MAC_REG_NAME[] = {
1209 "JME_TXCS", "JME_TXDBA_LO", "JME_TXDBA_HI", "JME_TXQDC",
1210 "JME_TXNDA", "JME_TXMCS", "JME_TXPFC", "JME_TXTRHD",
1211 "JME_RXCS", "JME_RXDBA_LO", "JME_RXDBA_HI", "JME_RXQDC",
1212 "JME_RXNDA", "JME_RXMCS", "JME_RXUMA_LO", "JME_RXUMA_HI",
1213 "JME_RXMCHT_LO", "JME_RXMCHT_HI", "JME_WFODP", "JME_WFOI",
1214 "JME_SMI", "JME_GHC", "UNKNOWN", "UNKNOWN",
1217 static char *PE_REG_NAME[] = {
1218 "UNKNOWN", "UNKNOWN", "UNKNOWN", "UNKNOWN",
1219 "UNKNOWN", "UNKNOWN", "UNKNOWN", "UNKNOWN",
1220 "UNKNOWN", "UNKNOWN", "JME_PHY_CS", "UNKNOWN",
1221 "JME_PHY_LINK", "UNKNOWN", "UNKNOWN", "UNKNOWN",
1222 "JME_SMBCSR", "JME_SMBINTF"};
1224 static char *MISC_REG_NAME[] = {
1225 "JME_TMCSR", "JME_GPIO", "JME_GPREG0", "JME_GPREG1",
1226 "JME_IEVE", "JME_IREQ", "JME_IENS", "JME_IENC",
1227 "JME_PCCRX0", "JME_PCCRX1", "JME_PCCRX2", "JME_PCCRX3",
1228 "JME_PCCTX0", "JME_CHIPMODE", "JME_SHBA_HI", "JME_SHBA_LO",
1229 "UNKNOWN", "UNKNOWN", "UNKNOWN", "UNKNOWN",
1230 "UNKNOWN", "UNKNOWN", "UNKNOWN", "UNKNOWN",
1231 "UNKNOWN", "UNKNOWN", "UNKNOWN", "UNKNOWN",
1232 "JME_TIMER1", "JME_TIMER2", "UNKNOWN", "JME_APMC",
1235 static inline void reg_dbg(const struct jme_adapter *jme,
1236 const char *msg, u32 val, u32 reg)
1238 const char *regname;
1239 switch (reg & 0xF00) {
1241 regname = MAC_REG_NAME[(reg & 0xFF) >> 2];
1244 regname = PE_REG_NAME[(reg & 0xFF) >> 2];
1247 regname = MISC_REG_NAME[(reg & 0xFF) >> 2];
1250 regname = PE_REG_NAME[0];
1252 printk(KERN_DEBUG "%s: %-20s %08x@%s\n", jme->dev->name,
1256 static inline void reg_dbg(const struct jme_adapter *jme,
1257 const char *msg, u32 val, u32 reg) {}
1261 * Read/Write MMaped I/O Registers
1263 static inline u32 jread32(struct jme_adapter *jme, u32 reg)
1265 return readl(jme->regs + reg);
1268 static inline void jwrite32(struct jme_adapter *jme, u32 reg, u32 val)
1270 reg_dbg(jme, "REG WRITE", val, reg);
1271 writel(val, jme->regs + reg);
1272 reg_dbg(jme, "VAL AFTER WRITE", readl(jme->regs + reg), reg);
1275 static inline void jwrite32f(struct jme_adapter *jme, u32 reg, u32 val)
1278 * Read after write should cause flush
1280 reg_dbg(jme, "REG WRITE FLUSH", val, reg);
1281 writel(val, jme->regs + reg);
1282 readl(jme->regs + reg);
1283 reg_dbg(jme, "VAL AFTER WRITE", readl(jme->regs + reg), reg);
1289 enum jme_phy_reg17_bit_masks {
1290 PREG17_SPEED = 0xC000,
1291 PREG17_DUPLEX = 0x2000,
1292 PREG17_SPDRSV = 0x0800,
1293 PREG17_LNKUP = 0x0400,
1294 PREG17_MDI = 0x0040,
1297 enum jme_phy_reg17_vals {
1298 PREG17_SPEED_10M = 0x0000,
1299 PREG17_SPEED_100M = 0x4000,
1300 PREG17_SPEED_1000M = 0x8000,
1303 #define BMSR_ANCOMP 0x0020
1308 static inline int is_buggy250(unsigned short device, unsigned int chiprev)
1310 return device == PCI_DEVICE_ID_JMICRON_JMC250 && chiprev == 0x11;
1314 * Function prototypes
1316 static int jme_set_settings(struct net_device *netdev,
1317 struct ethtool_cmd *ecmd);
1318 static void jme_set_multi(struct net_device *netdev);