]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/net/benet/be_main.c
Merge branch 'master' of git://git.kernel.org/pub/scm/linux/kernel/git/linville/wirel...
[net-next-2.6.git] / drivers / net / benet / be_main.c
CommitLineData
6b7c5b94
SP
1/*
2 * Copyright (C) 2005 - 2009 ServerEngines
3 * All rights reserved.
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License version 2
7 * as published by the Free Software Foundation. The full GNU General
8 * Public License is included in this distribution in the file called COPYING.
9 *
10 * Contact Information:
11 * linux-drivers@serverengines.com
12 *
13 * ServerEngines
14 * 209 N. Fair Oaks Ave
15 * Sunnyvale, CA 94085
16 */
17
18#include "be.h"
8788fdc2 19#include "be_cmds.h"
65f71b8b 20#include <asm/div64.h>
6b7c5b94
SP
21
22MODULE_VERSION(DRV_VER);
23MODULE_DEVICE_TABLE(pci, be_dev_ids);
24MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
25MODULE_AUTHOR("ServerEngines Corporation");
26MODULE_LICENSE("GPL");
27
28static unsigned int rx_frag_size = 2048;
29module_param(rx_frag_size, uint, S_IRUGO);
30MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
31
6b7c5b94 32static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
c4ca2374
AK
33 { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID1) },
34 { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID1) },
35 { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID2) },
6b7c5b94
SP
36 { 0 }
37};
38MODULE_DEVICE_TABLE(pci, be_dev_ids);
39
40static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
41{
42 struct be_dma_mem *mem = &q->dma_mem;
43 if (mem->va)
44 pci_free_consistent(adapter->pdev, mem->size,
45 mem->va, mem->dma);
46}
47
48static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
49 u16 len, u16 entry_size)
50{
51 struct be_dma_mem *mem = &q->dma_mem;
52
53 memset(q, 0, sizeof(*q));
54 q->len = len;
55 q->entry_size = entry_size;
56 mem->size = len * entry_size;
57 mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
58 if (!mem->va)
59 return -1;
60 memset(mem->va, 0, mem->size);
61 return 0;
62}
63
8788fdc2 64static void be_intr_set(struct be_adapter *adapter, bool enable)
6b7c5b94 65{
8788fdc2 66 u8 __iomem *addr = adapter->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
6b7c5b94
SP
67 u32 reg = ioread32(addr);
68 u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
5f0b849e
SP
69
70 if (!enabled && enable)
6b7c5b94 71 reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
5f0b849e 72 else if (enabled && !enable)
6b7c5b94 73 reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
5f0b849e 74 else
6b7c5b94 75 return;
5f0b849e 76
6b7c5b94
SP
77 iowrite32(reg, addr);
78}
79
8788fdc2 80static void be_rxq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
6b7c5b94
SP
81{
82 u32 val = 0;
83 val |= qid & DB_RQ_RING_ID_MASK;
84 val |= posted << DB_RQ_NUM_POSTED_SHIFT;
8788fdc2 85 iowrite32(val, adapter->db + DB_RQ_OFFSET);
6b7c5b94
SP
86}
87
8788fdc2 88static void be_txq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
6b7c5b94
SP
89{
90 u32 val = 0;
91 val |= qid & DB_TXULP_RING_ID_MASK;
92 val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
8788fdc2 93 iowrite32(val, adapter->db + DB_TXULP1_OFFSET);
6b7c5b94
SP
94}
95
8788fdc2 96static void be_eq_notify(struct be_adapter *adapter, u16 qid,
6b7c5b94
SP
97 bool arm, bool clear_int, u16 num_popped)
98{
99 u32 val = 0;
100 val |= qid & DB_EQ_RING_ID_MASK;
101 if (arm)
102 val |= 1 << DB_EQ_REARM_SHIFT;
103 if (clear_int)
104 val |= 1 << DB_EQ_CLR_SHIFT;
105 val |= 1 << DB_EQ_EVNT_SHIFT;
106 val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
8788fdc2 107 iowrite32(val, adapter->db + DB_EQ_OFFSET);
6b7c5b94
SP
108}
109
8788fdc2 110void be_cq_notify(struct be_adapter *adapter, u16 qid, bool arm, u16 num_popped)
6b7c5b94
SP
111{
112 u32 val = 0;
113 val |= qid & DB_CQ_RING_ID_MASK;
114 if (arm)
115 val |= 1 << DB_CQ_REARM_SHIFT;
116 val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
8788fdc2 117 iowrite32(val, adapter->db + DB_CQ_OFFSET);
6b7c5b94
SP
118}
119
6b7c5b94
SP
120static int be_mac_addr_set(struct net_device *netdev, void *p)
121{
122 struct be_adapter *adapter = netdev_priv(netdev);
123 struct sockaddr *addr = p;
124 int status = 0;
125
a65027e4
SP
126 status = be_cmd_pmac_del(adapter, adapter->if_handle, adapter->pmac_id);
127 if (status)
128 return status;
6b7c5b94 129
a65027e4
SP
130 status = be_cmd_pmac_add(adapter, (u8 *)addr->sa_data,
131 adapter->if_handle, &adapter->pmac_id);
6b7c5b94
SP
132 if (!status)
133 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
134
135 return status;
136}
137
b31c50a7 138void netdev_stats_update(struct be_adapter *adapter)
6b7c5b94
SP
139{
140 struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
141 struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
142 struct be_port_rxf_stats *port_stats =
143 &rxf_stats->port[adapter->port_num];
144 struct net_device_stats *dev_stats = &adapter->stats.net_stats;
68110868 145 struct be_erx_stats *erx_stats = &hw_stats->erx;
6b7c5b94
SP
146
147 dev_stats->rx_packets = port_stats->rx_total_frames;
148 dev_stats->tx_packets = port_stats->tx_unicastframes +
149 port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
150 dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
151 (u64) port_stats->rx_bytes_lsd;
152 dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
153 (u64) port_stats->tx_bytes_lsd;
154
155 /* bad pkts received */
156 dev_stats->rx_errors = port_stats->rx_crc_errors +
157 port_stats->rx_alignment_symbol_errors +
158 port_stats->rx_in_range_errors +
68110868
SP
159 port_stats->rx_out_range_errors +
160 port_stats->rx_frame_too_long +
161 port_stats->rx_dropped_too_small +
162 port_stats->rx_dropped_too_short +
163 port_stats->rx_dropped_header_too_small +
164 port_stats->rx_dropped_tcp_length +
165 port_stats->rx_dropped_runt +
166 port_stats->rx_tcp_checksum_errs +
167 port_stats->rx_ip_checksum_errs +
168 port_stats->rx_udp_checksum_errs;
169
170 /* no space in linux buffers: best possible approximation */
171 dev_stats->rx_dropped = erx_stats->rx_drops_no_fragments[0];
6b7c5b94
SP
172
173 /* detailed rx errors */
174 dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
68110868
SP
175 port_stats->rx_out_range_errors +
176 port_stats->rx_frame_too_long;
177
6b7c5b94
SP
178 /* receive ring buffer overflow */
179 dev_stats->rx_over_errors = 0;
68110868 180
6b7c5b94
SP
181 dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
182
183 /* frame alignment errors */
184 dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
68110868 185
6b7c5b94
SP
186 /* receiver fifo overrun */
187 /* drops_no_pbuf is no per i/f, it's per BE card */
188 dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
189 port_stats->rx_input_fifo_overflow +
190 rxf_stats->rx_drops_no_pbuf;
191 /* receiver missed packetd */
192 dev_stats->rx_missed_errors = 0;
68110868
SP
193
194 /* packet transmit problems */
195 dev_stats->tx_errors = 0;
196
197 /* no space available in linux */
198 dev_stats->tx_dropped = 0;
199
c5b9b92e 200 dev_stats->multicast = port_stats->rx_multicast_frames;
68110868
SP
201 dev_stats->collisions = 0;
202
6b7c5b94
SP
203 /* detailed tx_errors */
204 dev_stats->tx_aborted_errors = 0;
205 dev_stats->tx_carrier_errors = 0;
206 dev_stats->tx_fifo_errors = 0;
207 dev_stats->tx_heartbeat_errors = 0;
208 dev_stats->tx_window_errors = 0;
209}
210
8788fdc2 211void be_link_status_update(struct be_adapter *adapter, bool link_up)
6b7c5b94 212{
6b7c5b94
SP
213 struct net_device *netdev = adapter->netdev;
214
6b7c5b94 215 /* If link came up or went down */
a8f447bd
SP
216 if (adapter->link_up != link_up) {
217 if (link_up) {
6b7c5b94
SP
218 netif_start_queue(netdev);
219 netif_carrier_on(netdev);
220 printk(KERN_INFO "%s: Link up\n", netdev->name);
a8f447bd
SP
221 } else {
222 netif_stop_queue(netdev);
223 netif_carrier_off(netdev);
224 printk(KERN_INFO "%s: Link down\n", netdev->name);
6b7c5b94 225 }
a8f447bd 226 adapter->link_up = link_up;
6b7c5b94 227 }
6b7c5b94
SP
228}
229
230/* Update the EQ delay n BE based on the RX frags consumed / sec */
231static void be_rx_eqd_update(struct be_adapter *adapter)
232{
6b7c5b94
SP
233 struct be_eq_obj *rx_eq = &adapter->rx_eq;
234 struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
4097f663
SP
235 ulong now = jiffies;
236 u32 eqd;
237
238 if (!rx_eq->enable_aic)
239 return;
240
241 /* Wrapped around */
242 if (time_before(now, stats->rx_fps_jiffies)) {
243 stats->rx_fps_jiffies = now;
244 return;
245 }
6b7c5b94
SP
246
247 /* Update once a second */
4097f663 248 if ((now - stats->rx_fps_jiffies) < HZ)
6b7c5b94
SP
249 return;
250
251 stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
4097f663 252 ((now - stats->rx_fps_jiffies) / HZ);
6b7c5b94 253
4097f663 254 stats->rx_fps_jiffies = now;
6b7c5b94
SP
255 stats->be_prev_rx_frags = stats->be_rx_frags;
256 eqd = stats->be_rx_fps / 110000;
257 eqd = eqd << 3;
258 if (eqd > rx_eq->max_eqd)
259 eqd = rx_eq->max_eqd;
260 if (eqd < rx_eq->min_eqd)
261 eqd = rx_eq->min_eqd;
262 if (eqd < 10)
263 eqd = 0;
264 if (eqd != rx_eq->cur_eqd)
8788fdc2 265 be_cmd_modify_eqd(adapter, rx_eq->q.id, eqd);
6b7c5b94
SP
266
267 rx_eq->cur_eqd = eqd;
268}
269
6b7c5b94
SP
270static struct net_device_stats *be_get_stats(struct net_device *dev)
271{
272 struct be_adapter *adapter = netdev_priv(dev);
273
274 return &adapter->stats.net_stats;
275}
276
65f71b8b
SH
277static u32 be_calc_rate(u64 bytes, unsigned long ticks)
278{
279 u64 rate = bytes;
280
281 do_div(rate, ticks / HZ);
282 rate <<= 3; /* bytes/sec -> bits/sec */
283 do_div(rate, 1000000ul); /* MB/Sec */
284
285 return rate;
286}
287
4097f663
SP
288static void be_tx_rate_update(struct be_adapter *adapter)
289{
290 struct be_drvr_stats *stats = drvr_stats(adapter);
291 ulong now = jiffies;
292
293 /* Wrapped around? */
294 if (time_before(now, stats->be_tx_jiffies)) {
295 stats->be_tx_jiffies = now;
296 return;
297 }
298
299 /* Update tx rate once in two seconds */
300 if ((now - stats->be_tx_jiffies) > 2 * HZ) {
65f71b8b
SH
301 stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
302 - stats->be_tx_bytes_prev,
303 now - stats->be_tx_jiffies);
4097f663
SP
304 stats->be_tx_jiffies = now;
305 stats->be_tx_bytes_prev = stats->be_tx_bytes;
306 }
307}
308
6b7c5b94
SP
309static void be_tx_stats_update(struct be_adapter *adapter,
310 u32 wrb_cnt, u32 copied, bool stopped)
311{
4097f663 312 struct be_drvr_stats *stats = drvr_stats(adapter);
6b7c5b94
SP
313 stats->be_tx_reqs++;
314 stats->be_tx_wrbs += wrb_cnt;
315 stats->be_tx_bytes += copied;
316 if (stopped)
317 stats->be_tx_stops++;
6b7c5b94
SP
318}
319
320/* Determine number of WRB entries needed to xmit data in an skb */
321static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
322{
ebc8d2ab
DM
323 int cnt = (skb->len > skb->data_len);
324
325 cnt += skb_shinfo(skb)->nr_frags;
326
6b7c5b94
SP
327 /* to account for hdr wrb */
328 cnt++;
329 if (cnt & 1) {
330 /* add a dummy to make it an even num */
331 cnt++;
332 *dummy = true;
333 } else
334 *dummy = false;
335 BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
336 return cnt;
337}
338
339static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
340{
341 wrb->frag_pa_hi = upper_32_bits(addr);
342 wrb->frag_pa_lo = addr & 0xFFFFFFFF;
343 wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
344}
345
346static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
347 bool vlan, u32 wrb_cnt, u32 len)
348{
349 memset(hdr, 0, sizeof(*hdr));
350
351 AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
352
353 if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
354 AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
355 AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
356 hdr, skb_shinfo(skb)->gso_size);
357 } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
358 if (is_tcp_pkt(skb))
359 AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
360 else if (is_udp_pkt(skb))
361 AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
362 }
363
364 if (vlan && vlan_tx_tag_present(skb)) {
365 AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
366 AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
367 hdr, vlan_tx_tag_get(skb));
368 }
369
370 AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
371 AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
372 AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
373 AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
374}
375
376
377static int make_tx_wrbs(struct be_adapter *adapter,
378 struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
379{
380 u64 busaddr;
381 u32 i, copied = 0;
382 struct pci_dev *pdev = adapter->pdev;
383 struct sk_buff *first_skb = skb;
384 struct be_queue_info *txq = &adapter->tx_obj.q;
385 struct be_eth_wrb *wrb;
386 struct be_eth_hdr_wrb *hdr;
387
6b7c5b94 388 hdr = queue_head_node(txq);
c190e3c8 389 atomic_add(wrb_cnt, &txq->used);
6b7c5b94
SP
390 queue_head_inc(txq);
391
c190e3c8
AK
392 if (skb_dma_map(&pdev->dev, skb, DMA_TO_DEVICE)) {
393 dev_err(&pdev->dev, "TX DMA mapping failed\n");
394 return 0;
395 }
396
ebc8d2ab
DM
397 if (skb->len > skb->data_len) {
398 int len = skb->len - skb->data_len;
ebc8d2ab 399 wrb = queue_head_node(txq);
c190e3c8 400 busaddr = skb_shinfo(skb)->dma_head;
ebc8d2ab
DM
401 wrb_fill(wrb, busaddr, len);
402 be_dws_cpu_to_le(wrb, sizeof(*wrb));
403 queue_head_inc(txq);
404 copied += len;
405 }
6b7c5b94 406
ebc8d2ab
DM
407 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
408 struct skb_frag_struct *frag =
409 &skb_shinfo(skb)->frags[i];
c190e3c8
AK
410
411 busaddr = skb_shinfo(skb)->dma_maps[i];
ebc8d2ab
DM
412 wrb = queue_head_node(txq);
413 wrb_fill(wrb, busaddr, frag->size);
414 be_dws_cpu_to_le(wrb, sizeof(*wrb));
415 queue_head_inc(txq);
416 copied += frag->size;
6b7c5b94
SP
417 }
418
419 if (dummy_wrb) {
420 wrb = queue_head_node(txq);
421 wrb_fill(wrb, 0, 0);
422 be_dws_cpu_to_le(wrb, sizeof(*wrb));
423 queue_head_inc(txq);
424 }
425
426 wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
427 wrb_cnt, copied);
428 be_dws_cpu_to_le(hdr, sizeof(*hdr));
429
430 return copied;
431}
432
61357325 433static netdev_tx_t be_xmit(struct sk_buff *skb,
b31c50a7 434 struct net_device *netdev)
6b7c5b94
SP
435{
436 struct be_adapter *adapter = netdev_priv(netdev);
437 struct be_tx_obj *tx_obj = &adapter->tx_obj;
438 struct be_queue_info *txq = &tx_obj->q;
439 u32 wrb_cnt = 0, copied = 0;
440 u32 start = txq->head;
441 bool dummy_wrb, stopped = false;
442
443 wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
444
445 copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
c190e3c8
AK
446 if (copied) {
447 /* record the sent skb in the sent_skb table */
448 BUG_ON(tx_obj->sent_skb_list[start]);
449 tx_obj->sent_skb_list[start] = skb;
450
451 /* Ensure txq has space for the next skb; Else stop the queue
452 * *BEFORE* ringing the tx doorbell, so that we serialze the
453 * tx compls of the current transmit which'll wake up the queue
454 */
455 if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >=
456 txq->len) {
457 netif_stop_queue(netdev);
458 stopped = true;
459 }
6b7c5b94 460
c190e3c8 461 be_txq_notify(adapter, txq->id, wrb_cnt);
6b7c5b94 462
c190e3c8
AK
463 be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
464 } else {
465 txq->head = start;
466 dev_kfree_skb_any(skb);
6b7c5b94 467 }
6b7c5b94
SP
468 return NETDEV_TX_OK;
469}
470
471static int be_change_mtu(struct net_device *netdev, int new_mtu)
472{
473 struct be_adapter *adapter = netdev_priv(netdev);
474 if (new_mtu < BE_MIN_MTU ||
475 new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
476 dev_info(&adapter->pdev->dev,
477 "MTU must be between %d and %d bytes\n",
478 BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
479 return -EINVAL;
480 }
481 dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
482 netdev->mtu, new_mtu);
483 netdev->mtu = new_mtu;
484 return 0;
485}
486
487/*
488 * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
489 * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
490 * set the BE in promiscuous VLAN mode.
491 */
b31c50a7 492static int be_vid_config(struct be_adapter *adapter)
6b7c5b94 493{
6b7c5b94
SP
494 u16 vtag[BE_NUM_VLANS_SUPPORTED];
495 u16 ntags = 0, i;
b31c50a7 496 int status;
6b7c5b94
SP
497
498 if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
499 /* Construct VLAN Table to give to HW */
500 for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
501 if (adapter->vlan_tag[i]) {
502 vtag[ntags] = cpu_to_le16(i);
503 ntags++;
504 }
505 }
b31c50a7
SP
506 status = be_cmd_vlan_config(adapter, adapter->if_handle,
507 vtag, ntags, 1, 0);
6b7c5b94 508 } else {
b31c50a7
SP
509 status = be_cmd_vlan_config(adapter, adapter->if_handle,
510 NULL, 0, 1, 1);
6b7c5b94 511 }
b31c50a7 512 return status;
6b7c5b94
SP
513}
514
515static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
516{
517 struct be_adapter *adapter = netdev_priv(netdev);
518 struct be_eq_obj *rx_eq = &adapter->rx_eq;
519 struct be_eq_obj *tx_eq = &adapter->tx_eq;
6b7c5b94 520
8788fdc2
SP
521 be_eq_notify(adapter, rx_eq->q.id, false, false, 0);
522 be_eq_notify(adapter, tx_eq->q.id, false, false, 0);
6b7c5b94 523 adapter->vlan_grp = grp;
8788fdc2
SP
524 be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
525 be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
6b7c5b94
SP
526}
527
528static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
529{
530 struct be_adapter *adapter = netdev_priv(netdev);
531
532 adapter->num_vlans++;
533 adapter->vlan_tag[vid] = 1;
534
b31c50a7 535 be_vid_config(adapter);
6b7c5b94
SP
536}
537
538static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
539{
540 struct be_adapter *adapter = netdev_priv(netdev);
541
542 adapter->num_vlans--;
543 adapter->vlan_tag[vid] = 0;
544
545 vlan_group_set_device(adapter->vlan_grp, vid, NULL);
b31c50a7 546 be_vid_config(adapter);
6b7c5b94
SP
547}
548
24307eef 549static void be_set_multicast_list(struct net_device *netdev)
6b7c5b94
SP
550{
551 struct be_adapter *adapter = netdev_priv(netdev);
6b7c5b94 552
24307eef 553 if (netdev->flags & IFF_PROMISC) {
8788fdc2 554 be_cmd_promiscuous_config(adapter, adapter->port_num, 1);
24307eef
SP
555 adapter->promiscuous = true;
556 goto done;
6b7c5b94
SP
557 }
558
24307eef
SP
559 /* BE was previously in promiscous mode; disable it */
560 if (adapter->promiscuous) {
561 adapter->promiscuous = false;
8788fdc2 562 be_cmd_promiscuous_config(adapter, adapter->port_num, 0);
6b7c5b94
SP
563 }
564
24307eef 565 if (netdev->flags & IFF_ALLMULTI) {
8788fdc2 566 be_cmd_multicast_set(adapter, adapter->if_handle, NULL, 0);
24307eef 567 goto done;
6b7c5b94 568 }
6b7c5b94 569
8788fdc2 570 be_cmd_multicast_set(adapter, adapter->if_handle, netdev->mc_list,
24307eef
SP
571 netdev->mc_count);
572done:
573 return;
6b7c5b94
SP
574}
575
4097f663 576static void be_rx_rate_update(struct be_adapter *adapter)
6b7c5b94 577{
4097f663
SP
578 struct be_drvr_stats *stats = drvr_stats(adapter);
579 ulong now = jiffies;
6b7c5b94 580
4097f663
SP
581 /* Wrapped around */
582 if (time_before(now, stats->be_rx_jiffies)) {
583 stats->be_rx_jiffies = now;
584 return;
585 }
6b7c5b94
SP
586
587 /* Update the rate once in two seconds */
4097f663 588 if ((now - stats->be_rx_jiffies) < 2 * HZ)
6b7c5b94
SP
589 return;
590
65f71b8b
SH
591 stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
592 - stats->be_rx_bytes_prev,
593 now - stats->be_rx_jiffies);
4097f663 594 stats->be_rx_jiffies = now;
6b7c5b94
SP
595 stats->be_rx_bytes_prev = stats->be_rx_bytes;
596}
597
4097f663
SP
598static void be_rx_stats_update(struct be_adapter *adapter,
599 u32 pktsize, u16 numfrags)
600{
601 struct be_drvr_stats *stats = drvr_stats(adapter);
602
603 stats->be_rx_compl++;
604 stats->be_rx_frags += numfrags;
605 stats->be_rx_bytes += pktsize;
606}
607
728a9972
AK
608static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
609{
610 u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
611
612 l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
613 ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
614 ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
615 if (ip_version) {
616 tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
617 udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
618 }
619 ipv6_chk = (ip_version && (tcpf || udpf));
620
621 return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
622}
623
6b7c5b94
SP
624static struct be_rx_page_info *
625get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
626{
627 struct be_rx_page_info *rx_page_info;
628 struct be_queue_info *rxq = &adapter->rx_obj.q;
629
630 rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
631 BUG_ON(!rx_page_info->page);
632
633 if (rx_page_info->last_page_user)
634 pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
635 adapter->big_page_size, PCI_DMA_FROMDEVICE);
636
637 atomic_dec(&rxq->used);
638 return rx_page_info;
639}
640
641/* Throwaway the data in the Rx completion */
642static void be_rx_compl_discard(struct be_adapter *adapter,
643 struct be_eth_rx_compl *rxcp)
644{
645 struct be_queue_info *rxq = &adapter->rx_obj.q;
646 struct be_rx_page_info *page_info;
647 u16 rxq_idx, i, num_rcvd;
648
649 rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
650 num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
651
652 for (i = 0; i < num_rcvd; i++) {
653 page_info = get_rx_page_info(adapter, rxq_idx);
654 put_page(page_info->page);
655 memset(page_info, 0, sizeof(*page_info));
656 index_inc(&rxq_idx, rxq->len);
657 }
658}
659
660/*
661 * skb_fill_rx_data forms a complete skb for an ether frame
662 * indicated by rxcp.
663 */
664static void skb_fill_rx_data(struct be_adapter *adapter,
665 struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
666{
667 struct be_queue_info *rxq = &adapter->rx_obj.q;
668 struct be_rx_page_info *page_info;
bd46cb6c 669 u16 rxq_idx, i, num_rcvd, j;
fa77406a 670 u32 pktsize, hdr_len, curr_frag_len, size;
6b7c5b94
SP
671 u8 *start;
672
673 rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
674 pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
675 num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
676
677 page_info = get_rx_page_info(adapter, rxq_idx);
678
679 start = page_address(page_info->page) + page_info->page_offset;
680 prefetch(start);
681
682 /* Copy data in the first descriptor of this completion */
683 curr_frag_len = min(pktsize, rx_frag_size);
684
685 /* Copy the header portion into skb_data */
686 hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
687 memcpy(skb->data, start, hdr_len);
688 skb->len = curr_frag_len;
689 if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
690 /* Complete packet has now been moved to data */
691 put_page(page_info->page);
692 skb->data_len = 0;
693 skb->tail += curr_frag_len;
694 } else {
695 skb_shinfo(skb)->nr_frags = 1;
696 skb_shinfo(skb)->frags[0].page = page_info->page;
697 skb_shinfo(skb)->frags[0].page_offset =
698 page_info->page_offset + hdr_len;
699 skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
700 skb->data_len = curr_frag_len - hdr_len;
701 skb->tail += hdr_len;
702 }
703 memset(page_info, 0, sizeof(*page_info));
704
705 if (pktsize <= rx_frag_size) {
706 BUG_ON(num_rcvd != 1);
76fbb429 707 goto done;
6b7c5b94
SP
708 }
709
710 /* More frags present for this completion */
fa77406a 711 size = pktsize;
bd46cb6c 712 for (i = 1, j = 0; i < num_rcvd; i++) {
fa77406a 713 size -= curr_frag_len;
6b7c5b94
SP
714 index_inc(&rxq_idx, rxq->len);
715 page_info = get_rx_page_info(adapter, rxq_idx);
716
fa77406a 717 curr_frag_len = min(size, rx_frag_size);
6b7c5b94 718
bd46cb6c
AK
719 /* Coalesce all frags from the same physical page in one slot */
720 if (page_info->page_offset == 0) {
721 /* Fresh page */
722 j++;
723 skb_shinfo(skb)->frags[j].page = page_info->page;
724 skb_shinfo(skb)->frags[j].page_offset =
725 page_info->page_offset;
726 skb_shinfo(skb)->frags[j].size = 0;
727 skb_shinfo(skb)->nr_frags++;
728 } else {
729 put_page(page_info->page);
730 }
731
732 skb_shinfo(skb)->frags[j].size += curr_frag_len;
6b7c5b94
SP
733 skb->len += curr_frag_len;
734 skb->data_len += curr_frag_len;
6b7c5b94
SP
735
736 memset(page_info, 0, sizeof(*page_info));
737 }
bd46cb6c 738 BUG_ON(j > MAX_SKB_FRAGS);
6b7c5b94 739
76fbb429 740done:
4097f663 741 be_rx_stats_update(adapter, pktsize, num_rcvd);
6b7c5b94
SP
742 return;
743}
744
5be93b9a 745/* Process the RX completion indicated by rxcp when GRO is disabled */
6b7c5b94
SP
746static void be_rx_compl_process(struct be_adapter *adapter,
747 struct be_eth_rx_compl *rxcp)
748{
749 struct sk_buff *skb;
dcb9b564
AK
750 u32 vlanf, vid;
751 u8 vtm;
6b7c5b94 752
dcb9b564
AK
753 vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
754 vtm = AMAP_GET_BITS(struct amap_eth_rx_compl, vtm, rxcp);
755
756 /* vlanf could be wrongly set in some cards.
757 * ignore if vtm is not set */
758 if ((adapter->cap == 0x400) && !vtm)
759 vlanf = 0;
6b7c5b94
SP
760
761 skb = netdev_alloc_skb(adapter->netdev, BE_HDR_LEN + NET_IP_ALIGN);
762 if (!skb) {
763 if (net_ratelimit())
764 dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
765 be_rx_compl_discard(adapter, rxcp);
766 return;
767 }
768
769 skb_reserve(skb, NET_IP_ALIGN);
770
771 skb_fill_rx_data(adapter, skb, rxcp);
772
728a9972 773 if (do_pkt_csum(rxcp, adapter->rx_csum))
6b7c5b94 774 skb->ip_summed = CHECKSUM_NONE;
728a9972
AK
775 else
776 skb->ip_summed = CHECKSUM_UNNECESSARY;
6b7c5b94
SP
777
778 skb->truesize = skb->len + sizeof(struct sk_buff);
779 skb->protocol = eth_type_trans(skb, adapter->netdev);
780 skb->dev = adapter->netdev;
781
dcb9b564 782 if (vlanf) {
6b7c5b94
SP
783 if (!adapter->vlan_grp || adapter->num_vlans == 0) {
784 kfree_skb(skb);
785 return;
786 }
787 vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
788 vid = be16_to_cpu(vid);
789 vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
790 } else {
791 netif_receive_skb(skb);
792 }
793
6b7c5b94
SP
794 return;
795}
796
5be93b9a
AK
797/* Process the RX completion indicated by rxcp when GRO is enabled */
798static void be_rx_compl_process_gro(struct be_adapter *adapter,
6b7c5b94
SP
799 struct be_eth_rx_compl *rxcp)
800{
801 struct be_rx_page_info *page_info;
5be93b9a 802 struct sk_buff *skb = NULL;
6b7c5b94 803 struct be_queue_info *rxq = &adapter->rx_obj.q;
5be93b9a 804 struct be_eq_obj *eq_obj = &adapter->rx_eq;
6b7c5b94 805 u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
bd46cb6c 806 u16 i, rxq_idx = 0, vid, j;
dcb9b564 807 u8 vtm;
6b7c5b94
SP
808
809 num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
810 pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
811 vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
812 rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
dcb9b564
AK
813 vtm = AMAP_GET_BITS(struct amap_eth_rx_compl, vtm, rxcp);
814
815 /* vlanf could be wrongly set in some cards.
816 * ignore if vtm is not set */
817 if ((adapter->cap == 0x400) && !vtm)
818 vlanf = 0;
6b7c5b94 819
5be93b9a
AK
820 skb = napi_get_frags(&eq_obj->napi);
821 if (!skb) {
822 be_rx_compl_discard(adapter, rxcp);
823 return;
824 }
825
6b7c5b94 826 remaining = pkt_size;
bd46cb6c 827 for (i = 0, j = -1; i < num_rcvd; i++) {
6b7c5b94
SP
828 page_info = get_rx_page_info(adapter, rxq_idx);
829
830 curr_frag_len = min(remaining, rx_frag_size);
831
bd46cb6c
AK
832 /* Coalesce all frags from the same physical page in one slot */
833 if (i == 0 || page_info->page_offset == 0) {
834 /* First frag or Fresh page */
835 j++;
5be93b9a
AK
836 skb_shinfo(skb)->frags[j].page = page_info->page;
837 skb_shinfo(skb)->frags[j].page_offset =
838 page_info->page_offset;
839 skb_shinfo(skb)->frags[j].size = 0;
bd46cb6c
AK
840 } else {
841 put_page(page_info->page);
842 }
5be93b9a 843 skb_shinfo(skb)->frags[j].size += curr_frag_len;
6b7c5b94 844
bd46cb6c 845 remaining -= curr_frag_len;
6b7c5b94 846 index_inc(&rxq_idx, rxq->len);
6b7c5b94
SP
847 memset(page_info, 0, sizeof(*page_info));
848 }
bd46cb6c 849 BUG_ON(j > MAX_SKB_FRAGS);
6b7c5b94 850
5be93b9a
AK
851 skb_shinfo(skb)->nr_frags = j + 1;
852 skb->len = pkt_size;
853 skb->data_len = pkt_size;
854 skb->truesize += pkt_size;
855 skb->ip_summed = CHECKSUM_UNNECESSARY;
856
6b7c5b94 857 if (likely(!vlanf)) {
5be93b9a 858 napi_gro_frags(&eq_obj->napi);
6b7c5b94
SP
859 } else {
860 vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
861 vid = be16_to_cpu(vid);
862
863 if (!adapter->vlan_grp || adapter->num_vlans == 0)
864 return;
865
5be93b9a 866 vlan_gro_frags(&eq_obj->napi, adapter->vlan_grp, vid);
6b7c5b94
SP
867 }
868
4097f663 869 be_rx_stats_update(adapter, pkt_size, num_rcvd);
6b7c5b94
SP
870 return;
871}
872
873static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
874{
875 struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
876
877 if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
878 return NULL;
879
880 be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
881
6b7c5b94
SP
882 queue_tail_inc(&adapter->rx_obj.cq);
883 return rxcp;
884}
885
a7a0ef31
SP
886/* To reset the valid bit, we need to reset the whole word as
887 * when walking the queue the valid entries are little-endian
888 * and invalid entries are host endian
889 */
890static inline void be_rx_compl_reset(struct be_eth_rx_compl *rxcp)
891{
892 rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
893}
894
6b7c5b94
SP
895static inline struct page *be_alloc_pages(u32 size)
896{
897 gfp_t alloc_flags = GFP_ATOMIC;
898 u32 order = get_order(size);
899 if (order > 0)
900 alloc_flags |= __GFP_COMP;
901 return alloc_pages(alloc_flags, order);
902}
903
904/*
905 * Allocate a page, split it to fragments of size rx_frag_size and post as
906 * receive buffers to BE
907 */
908static void be_post_rx_frags(struct be_adapter *adapter)
909{
910 struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
911 struct be_rx_page_info *page_info = NULL;
912 struct be_queue_info *rxq = &adapter->rx_obj.q;
913 struct page *pagep = NULL;
914 struct be_eth_rx_d *rxd;
915 u64 page_dmaaddr = 0, frag_dmaaddr;
916 u32 posted, page_offset = 0;
917
6b7c5b94
SP
918 page_info = &page_info_tbl[rxq->head];
919 for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
920 if (!pagep) {
921 pagep = be_alloc_pages(adapter->big_page_size);
922 if (unlikely(!pagep)) {
923 drvr_stats(adapter)->be_ethrx_post_fail++;
924 break;
925 }
926 page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
927 adapter->big_page_size,
928 PCI_DMA_FROMDEVICE);
929 page_info->page_offset = 0;
930 } else {
931 get_page(pagep);
932 page_info->page_offset = page_offset + rx_frag_size;
933 }
934 page_offset = page_info->page_offset;
935 page_info->page = pagep;
936 pci_unmap_addr_set(page_info, bus, page_dmaaddr);
937 frag_dmaaddr = page_dmaaddr + page_info->page_offset;
938
939 rxd = queue_head_node(rxq);
940 rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
941 rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
942 queue_head_inc(rxq);
943
944 /* Any space left in the current big page for another frag? */
945 if ((page_offset + rx_frag_size + rx_frag_size) >
946 adapter->big_page_size) {
947 pagep = NULL;
948 page_info->last_page_user = true;
949 }
950 page_info = &page_info_tbl[rxq->head];
951 }
952 if (pagep)
953 page_info->last_page_user = true;
954
955 if (posted) {
6b7c5b94 956 atomic_add(posted, &rxq->used);
8788fdc2 957 be_rxq_notify(adapter, rxq->id, posted);
ea1dae11
SP
958 } else if (atomic_read(&rxq->used) == 0) {
959 /* Let be_worker replenish when memory is available */
960 adapter->rx_post_starved = true;
6b7c5b94
SP
961 }
962
963 return;
964}
965
5fb379ee 966static struct be_eth_tx_compl *be_tx_compl_get(struct be_queue_info *tx_cq)
6b7c5b94 967{
6b7c5b94
SP
968 struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
969
970 if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
971 return NULL;
972
973 be_dws_le_to_cpu(txcp, sizeof(*txcp));
974
975 txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
976
977 queue_tail_inc(tx_cq);
978 return txcp;
979}
980
981static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
982{
983 struct be_queue_info *txq = &adapter->tx_obj.q;
6b7c5b94
SP
984 struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
985 struct sk_buff *sent_skb;
6b7c5b94
SP
986 u16 cur_index, num_wrbs = 0;
987
988 cur_index = txq->tail;
989 sent_skb = sent_skbs[cur_index];
990 BUG_ON(!sent_skb);
991 sent_skbs[cur_index] = NULL;
992
993 do {
994 cur_index = txq->tail;
6b7c5b94
SP
995 num_wrbs++;
996 queue_tail_inc(txq);
997 } while (cur_index != last_index);
998
999 atomic_sub(num_wrbs, &txq->used);
c190e3c8 1000 skb_dma_unmap(&adapter->pdev->dev, sent_skb, DMA_TO_DEVICE);
6b7c5b94
SP
1001 kfree_skb(sent_skb);
1002}
1003
859b1e4e
SP
1004static inline struct be_eq_entry *event_get(struct be_eq_obj *eq_obj)
1005{
1006 struct be_eq_entry *eqe = queue_tail_node(&eq_obj->q);
1007
1008 if (!eqe->evt)
1009 return NULL;
1010
1011 eqe->evt = le32_to_cpu(eqe->evt);
1012 queue_tail_inc(&eq_obj->q);
1013 return eqe;
1014}
1015
1016static int event_handle(struct be_adapter *adapter,
1017 struct be_eq_obj *eq_obj)
1018{
1019 struct be_eq_entry *eqe;
1020 u16 num = 0;
1021
1022 while ((eqe = event_get(eq_obj)) != NULL) {
1023 eqe->evt = 0;
1024 num++;
1025 }
1026
1027 /* Deal with any spurious interrupts that come
1028 * without events
1029 */
1030 be_eq_notify(adapter, eq_obj->q.id, true, true, num);
1031 if (num)
1032 napi_schedule(&eq_obj->napi);
1033
1034 return num;
1035}
1036
1037/* Just read and notify events without processing them.
1038 * Used at the time of destroying event queues */
1039static void be_eq_clean(struct be_adapter *adapter,
1040 struct be_eq_obj *eq_obj)
1041{
1042 struct be_eq_entry *eqe;
1043 u16 num = 0;
1044
1045 while ((eqe = event_get(eq_obj)) != NULL) {
1046 eqe->evt = 0;
1047 num++;
1048 }
1049
1050 if (num)
1051 be_eq_notify(adapter, eq_obj->q.id, false, true, num);
1052}
1053
6b7c5b94
SP
1054static void be_rx_q_clean(struct be_adapter *adapter)
1055{
1056 struct be_rx_page_info *page_info;
1057 struct be_queue_info *rxq = &adapter->rx_obj.q;
1058 struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
1059 struct be_eth_rx_compl *rxcp;
1060 u16 tail;
1061
1062 /* First cleanup pending rx completions */
1063 while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
1064 be_rx_compl_discard(adapter, rxcp);
a7a0ef31 1065 be_rx_compl_reset(rxcp);
8788fdc2 1066 be_cq_notify(adapter, rx_cq->id, true, 1);
6b7c5b94
SP
1067 }
1068
1069 /* Then free posted rx buffer that were not used */
1070 tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
cdab23b7 1071 for (; atomic_read(&rxq->used) > 0; index_inc(&tail, rxq->len)) {
6b7c5b94
SP
1072 page_info = get_rx_page_info(adapter, tail);
1073 put_page(page_info->page);
1074 memset(page_info, 0, sizeof(*page_info));
1075 }
1076 BUG_ON(atomic_read(&rxq->used));
1077}
1078
a8e9179a 1079static void be_tx_compl_clean(struct be_adapter *adapter)
6b7c5b94 1080{
a8e9179a 1081 struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
6b7c5b94 1082 struct be_queue_info *txq = &adapter->tx_obj.q;
a8e9179a
SP
1083 struct be_eth_tx_compl *txcp;
1084 u16 end_idx, cmpl = 0, timeo = 0;
1085
1086 /* Wait for a max of 200ms for all the tx-completions to arrive. */
1087 do {
1088 while ((txcp = be_tx_compl_get(tx_cq))) {
1089 end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
1090 wrb_index, txcp);
1091 be_tx_compl_process(adapter, end_idx);
1092 cmpl++;
1093 }
1094 if (cmpl) {
1095 be_cq_notify(adapter, tx_cq->id, false, cmpl);
1096 cmpl = 0;
1097 }
1098
1099 if (atomic_read(&txq->used) == 0 || ++timeo > 200)
1100 break;
1101
1102 mdelay(1);
1103 } while (true);
1104
1105 if (atomic_read(&txq->used))
1106 dev_err(&adapter->pdev->dev, "%d pending tx-completions\n",
1107 atomic_read(&txq->used));
6b7c5b94
SP
1108}
1109
5fb379ee
SP
1110static void be_mcc_queues_destroy(struct be_adapter *adapter)
1111{
1112 struct be_queue_info *q;
5fb379ee 1113
8788fdc2 1114 q = &adapter->mcc_obj.q;
5fb379ee 1115 if (q->created)
8788fdc2 1116 be_cmd_q_destroy(adapter, q, QTYPE_MCCQ);
5fb379ee
SP
1117 be_queue_free(adapter, q);
1118
8788fdc2 1119 q = &adapter->mcc_obj.cq;
5fb379ee 1120 if (q->created)
8788fdc2 1121 be_cmd_q_destroy(adapter, q, QTYPE_CQ);
5fb379ee
SP
1122 be_queue_free(adapter, q);
1123}
1124
1125/* Must be called only after TX qs are created as MCC shares TX EQ */
1126static int be_mcc_queues_create(struct be_adapter *adapter)
1127{
1128 struct be_queue_info *q, *cq;
5fb379ee
SP
1129
1130 /* Alloc MCC compl queue */
8788fdc2 1131 cq = &adapter->mcc_obj.cq;
5fb379ee 1132 if (be_queue_alloc(adapter, cq, MCC_CQ_LEN,
efd2e40a 1133 sizeof(struct be_mcc_compl)))
5fb379ee
SP
1134 goto err;
1135
1136 /* Ask BE to create MCC compl queue; share TX's eq */
8788fdc2 1137 if (be_cmd_cq_create(adapter, cq, &adapter->tx_eq.q, false, true, 0))
5fb379ee
SP
1138 goto mcc_cq_free;
1139
1140 /* Alloc MCC queue */
8788fdc2 1141 q = &adapter->mcc_obj.q;
5fb379ee
SP
1142 if (be_queue_alloc(adapter, q, MCC_Q_LEN, sizeof(struct be_mcc_wrb)))
1143 goto mcc_cq_destroy;
1144
1145 /* Ask BE to create MCC queue */
8788fdc2 1146 if (be_cmd_mccq_create(adapter, q, cq))
5fb379ee
SP
1147 goto mcc_q_free;
1148
1149 return 0;
1150
1151mcc_q_free:
1152 be_queue_free(adapter, q);
1153mcc_cq_destroy:
8788fdc2 1154 be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
5fb379ee
SP
1155mcc_cq_free:
1156 be_queue_free(adapter, cq);
1157err:
1158 return -1;
1159}
1160
6b7c5b94
SP
1161static void be_tx_queues_destroy(struct be_adapter *adapter)
1162{
1163 struct be_queue_info *q;
1164
1165 q = &adapter->tx_obj.q;
a8e9179a 1166 if (q->created)
8788fdc2 1167 be_cmd_q_destroy(adapter, q, QTYPE_TXQ);
6b7c5b94
SP
1168 be_queue_free(adapter, q);
1169
1170 q = &adapter->tx_obj.cq;
1171 if (q->created)
8788fdc2 1172 be_cmd_q_destroy(adapter, q, QTYPE_CQ);
6b7c5b94
SP
1173 be_queue_free(adapter, q);
1174
859b1e4e
SP
1175 /* Clear any residual events */
1176 be_eq_clean(adapter, &adapter->tx_eq);
1177
6b7c5b94
SP
1178 q = &adapter->tx_eq.q;
1179 if (q->created)
8788fdc2 1180 be_cmd_q_destroy(adapter, q, QTYPE_EQ);
6b7c5b94
SP
1181 be_queue_free(adapter, q);
1182}
1183
1184static int be_tx_queues_create(struct be_adapter *adapter)
1185{
1186 struct be_queue_info *eq, *q, *cq;
1187
1188 adapter->tx_eq.max_eqd = 0;
1189 adapter->tx_eq.min_eqd = 0;
1190 adapter->tx_eq.cur_eqd = 96;
1191 adapter->tx_eq.enable_aic = false;
1192 /* Alloc Tx Event queue */
1193 eq = &adapter->tx_eq.q;
1194 if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
1195 return -1;
1196
1197 /* Ask BE to create Tx Event queue */
8788fdc2 1198 if (be_cmd_eq_create(adapter, eq, adapter->tx_eq.cur_eqd))
6b7c5b94
SP
1199 goto tx_eq_free;
1200 /* Alloc TX eth compl queue */
1201 cq = &adapter->tx_obj.cq;
1202 if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
1203 sizeof(struct be_eth_tx_compl)))
1204 goto tx_eq_destroy;
1205
1206 /* Ask BE to create Tx eth compl queue */
8788fdc2 1207 if (be_cmd_cq_create(adapter, cq, eq, false, false, 3))
6b7c5b94
SP
1208 goto tx_cq_free;
1209
1210 /* Alloc TX eth queue */
1211 q = &adapter->tx_obj.q;
1212 if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
1213 goto tx_cq_destroy;
1214
1215 /* Ask BE to create Tx eth queue */
8788fdc2 1216 if (be_cmd_txq_create(adapter, q, cq))
6b7c5b94
SP
1217 goto tx_q_free;
1218 return 0;
1219
1220tx_q_free:
1221 be_queue_free(adapter, q);
1222tx_cq_destroy:
8788fdc2 1223 be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
6b7c5b94
SP
1224tx_cq_free:
1225 be_queue_free(adapter, cq);
1226tx_eq_destroy:
8788fdc2 1227 be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
6b7c5b94
SP
1228tx_eq_free:
1229 be_queue_free(adapter, eq);
1230 return -1;
1231}
1232
1233static void be_rx_queues_destroy(struct be_adapter *adapter)
1234{
1235 struct be_queue_info *q;
1236
1237 q = &adapter->rx_obj.q;
1238 if (q->created) {
8788fdc2 1239 be_cmd_q_destroy(adapter, q, QTYPE_RXQ);
6b7c5b94
SP
1240 be_rx_q_clean(adapter);
1241 }
1242 be_queue_free(adapter, q);
1243
1244 q = &adapter->rx_obj.cq;
1245 if (q->created)
8788fdc2 1246 be_cmd_q_destroy(adapter, q, QTYPE_CQ);
6b7c5b94
SP
1247 be_queue_free(adapter, q);
1248
859b1e4e
SP
1249 /* Clear any residual events */
1250 be_eq_clean(adapter, &adapter->rx_eq);
1251
6b7c5b94
SP
1252 q = &adapter->rx_eq.q;
1253 if (q->created)
8788fdc2 1254 be_cmd_q_destroy(adapter, q, QTYPE_EQ);
6b7c5b94
SP
1255 be_queue_free(adapter, q);
1256}
1257
1258static int be_rx_queues_create(struct be_adapter *adapter)
1259{
1260 struct be_queue_info *eq, *q, *cq;
1261 int rc;
1262
6b7c5b94
SP
1263 adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
1264 adapter->rx_eq.max_eqd = BE_MAX_EQD;
1265 adapter->rx_eq.min_eqd = 0;
1266 adapter->rx_eq.cur_eqd = 0;
1267 adapter->rx_eq.enable_aic = true;
1268
1269 /* Alloc Rx Event queue */
1270 eq = &adapter->rx_eq.q;
1271 rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
1272 sizeof(struct be_eq_entry));
1273 if (rc)
1274 return rc;
1275
1276 /* Ask BE to create Rx Event queue */
8788fdc2 1277 rc = be_cmd_eq_create(adapter, eq, adapter->rx_eq.cur_eqd);
6b7c5b94
SP
1278 if (rc)
1279 goto rx_eq_free;
1280
1281 /* Alloc RX eth compl queue */
1282 cq = &adapter->rx_obj.cq;
1283 rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
1284 sizeof(struct be_eth_rx_compl));
1285 if (rc)
1286 goto rx_eq_destroy;
1287
1288 /* Ask BE to create Rx eth compl queue */
8788fdc2 1289 rc = be_cmd_cq_create(adapter, cq, eq, false, false, 3);
6b7c5b94
SP
1290 if (rc)
1291 goto rx_cq_free;
1292
1293 /* Alloc RX eth queue */
1294 q = &adapter->rx_obj.q;
1295 rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
1296 if (rc)
1297 goto rx_cq_destroy;
1298
1299 /* Ask BE to create Rx eth queue */
8788fdc2 1300 rc = be_cmd_rxq_create(adapter, q, cq->id, rx_frag_size,
6b7c5b94
SP
1301 BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
1302 if (rc)
1303 goto rx_q_free;
1304
1305 return 0;
1306rx_q_free:
1307 be_queue_free(adapter, q);
1308rx_cq_destroy:
8788fdc2 1309 be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
6b7c5b94
SP
1310rx_cq_free:
1311 be_queue_free(adapter, cq);
1312rx_eq_destroy:
8788fdc2 1313 be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
6b7c5b94
SP
1314rx_eq_free:
1315 be_queue_free(adapter, eq);
1316 return rc;
1317}
6b7c5b94 1318
b628bde2
SP
1319/* There are 8 evt ids per func. Retruns the evt id's bit number */
1320static inline int be_evt_bit_get(struct be_adapter *adapter, u32 eq_id)
1321{
1322 return eq_id - 8 * be_pci_func(adapter);
1323}
1324
6b7c5b94
SP
1325static irqreturn_t be_intx(int irq, void *dev)
1326{
1327 struct be_adapter *adapter = dev;
8788fdc2 1328 int isr;
6b7c5b94 1329
8788fdc2 1330 isr = ioread32(adapter->csr + CEV_ISR0_OFFSET +
eec368fb 1331 be_pci_func(adapter) * CEV_ISR_SIZE);
c001c213 1332 if (!isr)
8788fdc2 1333 return IRQ_NONE;
6b7c5b94 1334
8788fdc2
SP
1335 event_handle(adapter, &adapter->tx_eq);
1336 event_handle(adapter, &adapter->rx_eq);
c001c213 1337
8788fdc2 1338 return IRQ_HANDLED;
6b7c5b94
SP
1339}
1340
1341static irqreturn_t be_msix_rx(int irq, void *dev)
1342{
1343 struct be_adapter *adapter = dev;
1344
8788fdc2 1345 event_handle(adapter, &adapter->rx_eq);
6b7c5b94
SP
1346
1347 return IRQ_HANDLED;
1348}
1349
5fb379ee 1350static irqreturn_t be_msix_tx_mcc(int irq, void *dev)
6b7c5b94
SP
1351{
1352 struct be_adapter *adapter = dev;
1353
8788fdc2 1354 event_handle(adapter, &adapter->tx_eq);
6b7c5b94
SP
1355
1356 return IRQ_HANDLED;
1357}
1358
5be93b9a 1359static inline bool do_gro(struct be_adapter *adapter,
6b7c5b94
SP
1360 struct be_eth_rx_compl *rxcp)
1361{
1362 int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
1363 int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
1364
1365 if (err)
1366 drvr_stats(adapter)->be_rxcp_err++;
1367
5be93b9a 1368 return (tcp_frame && !err) ? true : false;
6b7c5b94
SP
1369}
1370
1371int be_poll_rx(struct napi_struct *napi, int budget)
1372{
1373 struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
1374 struct be_adapter *adapter =
1375 container_of(rx_eq, struct be_adapter, rx_eq);
1376 struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
1377 struct be_eth_rx_compl *rxcp;
1378 u32 work_done;
1379
1380 for (work_done = 0; work_done < budget; work_done++) {
1381 rxcp = be_rx_compl_get(adapter);
1382 if (!rxcp)
1383 break;
1384
5be93b9a
AK
1385 if (do_gro(adapter, rxcp))
1386 be_rx_compl_process_gro(adapter, rxcp);
6b7c5b94
SP
1387 else
1388 be_rx_compl_process(adapter, rxcp);
a7a0ef31
SP
1389
1390 be_rx_compl_reset(rxcp);
6b7c5b94
SP
1391 }
1392
6b7c5b94
SP
1393 /* Refill the queue */
1394 if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
1395 be_post_rx_frags(adapter);
1396
1397 /* All consumed */
1398 if (work_done < budget) {
1399 napi_complete(napi);
8788fdc2 1400 be_cq_notify(adapter, rx_cq->id, true, work_done);
6b7c5b94
SP
1401 } else {
1402 /* More to be consumed; continue with interrupts disabled */
8788fdc2 1403 be_cq_notify(adapter, rx_cq->id, false, work_done);
6b7c5b94
SP
1404 }
1405 return work_done;
1406}
1407
5fb379ee 1408void be_process_tx(struct be_adapter *adapter)
6b7c5b94 1409{
5fb379ee
SP
1410 struct be_queue_info *txq = &adapter->tx_obj.q;
1411 struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
6b7c5b94
SP
1412 struct be_eth_tx_compl *txcp;
1413 u32 num_cmpl = 0;
1414 u16 end_idx;
1415
5fb379ee 1416 while ((txcp = be_tx_compl_get(tx_cq))) {
6b7c5b94
SP
1417 end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
1418 wrb_index, txcp);
1419 be_tx_compl_process(adapter, end_idx);
1420 num_cmpl++;
1421 }
1422
5fb379ee 1423 if (num_cmpl) {
8788fdc2 1424 be_cq_notify(adapter, tx_cq->id, true, num_cmpl);
5fb379ee
SP
1425
1426 /* As Tx wrbs have been freed up, wake up netdev queue if
1427 * it was stopped due to lack of tx wrbs.
1428 */
1429 if (netif_queue_stopped(adapter->netdev) &&
6b7c5b94 1430 atomic_read(&txq->used) < txq->len / 2) {
5fb379ee
SP
1431 netif_wake_queue(adapter->netdev);
1432 }
1433
1434 drvr_stats(adapter)->be_tx_events++;
1435 drvr_stats(adapter)->be_tx_compl += num_cmpl;
6b7c5b94 1436 }
5fb379ee
SP
1437}
1438
1439/* As TX and MCC share the same EQ check for both TX and MCC completions.
1440 * For TX/MCC we don't honour budget; consume everything
1441 */
1442static int be_poll_tx_mcc(struct napi_struct *napi, int budget)
1443{
1444 struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
1445 struct be_adapter *adapter =
1446 container_of(tx_eq, struct be_adapter, tx_eq);
6b7c5b94
SP
1447
1448 napi_complete(napi);
1449
5fb379ee 1450 be_process_tx(adapter);
6b7c5b94 1451
8788fdc2 1452 be_process_mcc(adapter);
6b7c5b94
SP
1453
1454 return 1;
1455}
1456
ea1dae11
SP
1457static void be_worker(struct work_struct *work)
1458{
1459 struct be_adapter *adapter =
1460 container_of(work, struct be_adapter, work.work);
ea1dae11 1461
b31c50a7 1462 be_cmd_get_stats(adapter, &adapter->stats.cmd);
ea1dae11
SP
1463
1464 /* Set EQ delay */
1465 be_rx_eqd_update(adapter);
1466
4097f663
SP
1467 be_tx_rate_update(adapter);
1468 be_rx_rate_update(adapter);
1469
ea1dae11
SP
1470 if (adapter->rx_post_starved) {
1471 adapter->rx_post_starved = false;
1472 be_post_rx_frags(adapter);
1473 }
1474
1475 schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
1476}
1477
6b7c5b94
SP
1478static void be_msix_enable(struct be_adapter *adapter)
1479{
1480 int i, status;
1481
1482 for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
1483 adapter->msix_entries[i].entry = i;
1484
1485 status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
1486 BE_NUM_MSIX_VECTORS);
1487 if (status == 0)
1488 adapter->msix_enabled = true;
1489 return;
1490}
1491
1492static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
1493{
b628bde2
SP
1494 return adapter->msix_entries[
1495 be_evt_bit_get(adapter, eq_id)].vector;
6b7c5b94
SP
1496}
1497
b628bde2
SP
1498static int be_request_irq(struct be_adapter *adapter,
1499 struct be_eq_obj *eq_obj,
1500 void *handler, char *desc)
6b7c5b94
SP
1501{
1502 struct net_device *netdev = adapter->netdev;
b628bde2
SP
1503 int vec;
1504
1505 sprintf(eq_obj->desc, "%s-%s", netdev->name, desc);
1506 vec = be_msix_vec_get(adapter, eq_obj->q.id);
1507 return request_irq(vec, handler, 0, eq_obj->desc, adapter);
1508}
1509
1510static void be_free_irq(struct be_adapter *adapter, struct be_eq_obj *eq_obj)
1511{
1512 int vec = be_msix_vec_get(adapter, eq_obj->q.id);
1513 free_irq(vec, adapter);
1514}
6b7c5b94 1515
b628bde2
SP
1516static int be_msix_register(struct be_adapter *adapter)
1517{
1518 int status;
1519
1520 status = be_request_irq(adapter, &adapter->tx_eq, be_msix_tx_mcc, "tx");
6b7c5b94
SP
1521 if (status)
1522 goto err;
1523
b628bde2
SP
1524 status = be_request_irq(adapter, &adapter->rx_eq, be_msix_rx, "rx");
1525 if (status)
1526 goto free_tx_irq;
1527
6b7c5b94 1528 return 0;
b628bde2
SP
1529
1530free_tx_irq:
1531 be_free_irq(adapter, &adapter->tx_eq);
6b7c5b94
SP
1532err:
1533 dev_warn(&adapter->pdev->dev,
1534 "MSIX Request IRQ failed - err %d\n", status);
1535 pci_disable_msix(adapter->pdev);
1536 adapter->msix_enabled = false;
1537 return status;
1538}
1539
1540static int be_irq_register(struct be_adapter *adapter)
1541{
1542 struct net_device *netdev = adapter->netdev;
1543 int status;
1544
1545 if (adapter->msix_enabled) {
1546 status = be_msix_register(adapter);
1547 if (status == 0)
1548 goto done;
1549 }
1550
1551 /* INTx */
1552 netdev->irq = adapter->pdev->irq;
1553 status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
1554 adapter);
1555 if (status) {
1556 dev_err(&adapter->pdev->dev,
1557 "INTx request IRQ failed - err %d\n", status);
1558 return status;
1559 }
1560done:
1561 adapter->isr_registered = true;
1562 return 0;
1563}
1564
1565static void be_irq_unregister(struct be_adapter *adapter)
1566{
1567 struct net_device *netdev = adapter->netdev;
6b7c5b94
SP
1568
1569 if (!adapter->isr_registered)
1570 return;
1571
1572 /* INTx */
1573 if (!adapter->msix_enabled) {
1574 free_irq(netdev->irq, adapter);
1575 goto done;
1576 }
1577
1578 /* MSIx */
b628bde2
SP
1579 be_free_irq(adapter, &adapter->tx_eq);
1580 be_free_irq(adapter, &adapter->rx_eq);
6b7c5b94
SP
1581done:
1582 adapter->isr_registered = false;
1583 return;
1584}
1585
1586static int be_open(struct net_device *netdev)
1587{
1588 struct be_adapter *adapter = netdev_priv(netdev);
6b7c5b94
SP
1589 struct be_eq_obj *rx_eq = &adapter->rx_eq;
1590 struct be_eq_obj *tx_eq = &adapter->tx_eq;
a8f447bd
SP
1591 bool link_up;
1592 int status;
5fb379ee
SP
1593
1594 /* First time posting */
1595 be_post_rx_frags(adapter);
1596
1597 napi_enable(&rx_eq->napi);
1598 napi_enable(&tx_eq->napi);
1599
1600 be_irq_register(adapter);
1601
8788fdc2 1602 be_intr_set(adapter, true);
5fb379ee
SP
1603
1604 /* The evt queues are created in unarmed state; arm them */
8788fdc2
SP
1605 be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
1606 be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
5fb379ee
SP
1607
1608 /* Rx compl queue may be in unarmed state; rearm it */
8788fdc2 1609 be_cq_notify(adapter, adapter->rx_obj.cq.id, true, 0);
5fb379ee 1610
8788fdc2 1611 status = be_cmd_link_status_query(adapter, &link_up);
a8f447bd
SP
1612 if (status)
1613 return status;
1614 be_link_status_update(adapter, link_up);
5fb379ee
SP
1615
1616 schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
1617 return 0;
1618}
1619
1620static int be_setup(struct be_adapter *adapter)
1621{
5fb379ee 1622 struct net_device *netdev = adapter->netdev;
73d540f2 1623 u32 cap_flags, en_flags;
6b7c5b94
SP
1624 int status;
1625
73d540f2
SP
1626 cap_flags = BE_IF_FLAGS_UNTAGGED | BE_IF_FLAGS_BROADCAST |
1627 BE_IF_FLAGS_MCAST_PROMISCUOUS |
1628 BE_IF_FLAGS_PROMISCUOUS |
1629 BE_IF_FLAGS_PASS_L3L4_ERRORS;
1630 en_flags = BE_IF_FLAGS_UNTAGGED | BE_IF_FLAGS_BROADCAST |
1631 BE_IF_FLAGS_PASS_L3L4_ERRORS;
1632
1633 status = be_cmd_if_create(adapter, cap_flags, en_flags,
1634 netdev->dev_addr, false/* pmac_invalid */,
1635 &adapter->if_handle, &adapter->pmac_id);
6b7c5b94
SP
1636 if (status != 0)
1637 goto do_none;
1638
6b7c5b94
SP
1639 status = be_tx_queues_create(adapter);
1640 if (status != 0)
1641 goto if_destroy;
1642
1643 status = be_rx_queues_create(adapter);
1644 if (status != 0)
1645 goto tx_qs_destroy;
1646
5fb379ee
SP
1647 status = be_mcc_queues_create(adapter);
1648 if (status != 0)
1649 goto rx_qs_destroy;
6b7c5b94 1650
b31c50a7
SP
1651 status = be_vid_config(adapter);
1652 if (status != 0)
1653 goto mccqs_destroy;
1654
1655 status = be_cmd_set_flow_control(adapter, true, true);
1656 if (status != 0)
1657 goto mccqs_destroy;
6b7c5b94
SP
1658 return 0;
1659
b31c50a7
SP
1660mccqs_destroy:
1661 be_mcc_queues_destroy(adapter);
5fb379ee
SP
1662rx_qs_destroy:
1663 be_rx_queues_destroy(adapter);
6b7c5b94
SP
1664tx_qs_destroy:
1665 be_tx_queues_destroy(adapter);
1666if_destroy:
8788fdc2 1667 be_cmd_if_destroy(adapter, adapter->if_handle);
6b7c5b94
SP
1668do_none:
1669 return status;
1670}
1671
5fb379ee
SP
1672static int be_clear(struct be_adapter *adapter)
1673{
1a8887d8 1674 be_mcc_queues_destroy(adapter);
5fb379ee
SP
1675 be_rx_queues_destroy(adapter);
1676 be_tx_queues_destroy(adapter);
1677
8788fdc2 1678 be_cmd_if_destroy(adapter, adapter->if_handle);
5fb379ee 1679
5fb379ee
SP
1680 return 0;
1681}
1682
6b7c5b94
SP
1683static int be_close(struct net_device *netdev)
1684{
1685 struct be_adapter *adapter = netdev_priv(netdev);
6b7c5b94
SP
1686 struct be_eq_obj *rx_eq = &adapter->rx_eq;
1687 struct be_eq_obj *tx_eq = &adapter->tx_eq;
1688 int vec;
1689
b305be78 1690 cancel_delayed_work_sync(&adapter->work);
6b7c5b94
SP
1691
1692 netif_stop_queue(netdev);
1693 netif_carrier_off(netdev);
a8f447bd 1694 adapter->link_up = false;
6b7c5b94 1695
8788fdc2 1696 be_intr_set(adapter, false);
6b7c5b94
SP
1697
1698 if (adapter->msix_enabled) {
1699 vec = be_msix_vec_get(adapter, tx_eq->q.id);
1700 synchronize_irq(vec);
1701 vec = be_msix_vec_get(adapter, rx_eq->q.id);
1702 synchronize_irq(vec);
1703 } else {
1704 synchronize_irq(netdev->irq);
1705 }
1706 be_irq_unregister(adapter);
1707
1708 napi_disable(&rx_eq->napi);
1709 napi_disable(&tx_eq->napi);
1710
a8e9179a
SP
1711 /* Wait for all pending tx completions to arrive so that
1712 * all tx skbs are freed.
1713 */
1714 be_tx_compl_clean(adapter);
1715
6b7c5b94
SP
1716 return 0;
1717}
1718
84517482
AK
1719#define FW_FILE_HDR_SIGN "ServerEngines Corp. "
1720char flash_cookie[2][16] = {"*** SE FLAS",
1721 "H DIRECTORY *** "};
1722static int be_flash_image(struct be_adapter *adapter,
1723 const struct firmware *fw,
1724 struct be_dma_mem *flash_cmd, u32 flash_type)
1725{
1726 int status;
1727 u32 flash_op, image_offset = 0, total_bytes, image_size = 0;
1728 int num_bytes;
1729 const u8 *p = fw->data;
1730 struct be_cmd_write_flashrom *req = flash_cmd->va;
1731
1732 switch (flash_type) {
1733 case FLASHROM_TYPE_ISCSI_ACTIVE:
1734 image_offset = FLASH_iSCSI_PRIMARY_IMAGE_START;
1735 image_size = FLASH_IMAGE_MAX_SIZE;
1736 break;
1737 case FLASHROM_TYPE_ISCSI_BACKUP:
1738 image_offset = FLASH_iSCSI_BACKUP_IMAGE_START;
1739 image_size = FLASH_IMAGE_MAX_SIZE;
1740 break;
1741 case FLASHROM_TYPE_FCOE_FW_ACTIVE:
1742 image_offset = FLASH_FCoE_PRIMARY_IMAGE_START;
1743 image_size = FLASH_IMAGE_MAX_SIZE;
1744 break;
1745 case FLASHROM_TYPE_FCOE_FW_BACKUP:
1746 image_offset = FLASH_FCoE_BACKUP_IMAGE_START;
1747 image_size = FLASH_IMAGE_MAX_SIZE;
1748 break;
1749 case FLASHROM_TYPE_BIOS:
1750 image_offset = FLASH_iSCSI_BIOS_START;
1751 image_size = FLASH_BIOS_IMAGE_MAX_SIZE;
1752 break;
1753 case FLASHROM_TYPE_FCOE_BIOS:
1754 image_offset = FLASH_FCoE_BIOS_START;
1755 image_size = FLASH_BIOS_IMAGE_MAX_SIZE;
1756 break;
1757 case FLASHROM_TYPE_PXE_BIOS:
1758 image_offset = FLASH_PXE_BIOS_START;
1759 image_size = FLASH_BIOS_IMAGE_MAX_SIZE;
1760 break;
1761 default:
1762 return 0;
1763 }
1764
1765 p += sizeof(struct flash_file_hdr) + image_offset;
1766 if (p + image_size > fw->data + fw->size)
1767 return -1;
1768
1769 total_bytes = image_size;
1770
1771 while (total_bytes) {
1772 if (total_bytes > 32*1024)
1773 num_bytes = 32*1024;
1774 else
1775 num_bytes = total_bytes;
1776 total_bytes -= num_bytes;
1777
1778 if (!total_bytes)
1779 flash_op = FLASHROM_OPER_FLASH;
1780 else
1781 flash_op = FLASHROM_OPER_SAVE;
1782 memcpy(req->params.data_buf, p, num_bytes);
1783 p += num_bytes;
1784 status = be_cmd_write_flashrom(adapter, flash_cmd,
1785 flash_type, flash_op, num_bytes);
1786 if (status) {
1787 dev_err(&adapter->pdev->dev,
1788 "cmd to write to flash rom failed. type/op %d/%d\n",
1789 flash_type, flash_op);
1790 return -1;
1791 }
1792 yield();
1793 }
1794
1795 return 0;
1796}
1797
1798int be_load_fw(struct be_adapter *adapter, u8 *func)
1799{
1800 char fw_file[ETHTOOL_FLASH_MAX_FILENAME];
1801 const struct firmware *fw;
1802 struct flash_file_hdr *fhdr;
1803 struct flash_section_info *fsec = NULL;
1804 struct be_dma_mem flash_cmd;
1805 int status;
1806 const u8 *p;
1807 bool entry_found = false;
1808 int flash_type;
1809 char fw_ver[FW_VER_LEN];
1810 char fw_cfg;
1811
1812 status = be_cmd_get_fw_ver(adapter, fw_ver);
1813 if (status)
1814 return status;
1815
1816 fw_cfg = *(fw_ver + 2);
1817 if (fw_cfg == '0')
1818 fw_cfg = '1';
1819 strcpy(fw_file, func);
1820
1821 status = request_firmware(&fw, fw_file, &adapter->pdev->dev);
1822 if (status)
1823 goto fw_exit;
1824
1825 p = fw->data;
1826 fhdr = (struct flash_file_hdr *) p;
1827 if (memcmp(fhdr->sign, FW_FILE_HDR_SIGN, strlen(FW_FILE_HDR_SIGN))) {
1828 dev_err(&adapter->pdev->dev,
1829 "Firmware(%s) load error (signature did not match)\n",
1830 fw_file);
1831 status = -1;
1832 goto fw_exit;
1833 }
1834
1835 dev_info(&adapter->pdev->dev, "Flashing firmware file %s\n", fw_file);
1836
1837 p += sizeof(struct flash_file_hdr);
1838 while (p < (fw->data + fw->size)) {
1839 fsec = (struct flash_section_info *)p;
1840 if (!memcmp(flash_cookie, fsec->cookie, sizeof(flash_cookie))) {
1841 entry_found = true;
1842 break;
1843 }
1844 p += 32;
1845 }
1846
1847 if (!entry_found) {
1848 status = -1;
1849 dev_err(&adapter->pdev->dev,
1850 "Flash cookie not found in firmware image\n");
1851 goto fw_exit;
1852 }
1853
1854 flash_cmd.size = sizeof(struct be_cmd_write_flashrom) + 32*1024;
1855 flash_cmd.va = pci_alloc_consistent(adapter->pdev, flash_cmd.size,
1856 &flash_cmd.dma);
1857 if (!flash_cmd.va) {
1858 status = -ENOMEM;
1859 dev_err(&adapter->pdev->dev,
1860 "Memory allocation failure while flashing\n");
1861 goto fw_exit;
1862 }
1863
1864 for (flash_type = FLASHROM_TYPE_ISCSI_ACTIVE;
1865 flash_type <= FLASHROM_TYPE_FCOE_FW_BACKUP; flash_type++) {
1866 status = be_flash_image(adapter, fw, &flash_cmd,
1867 flash_type);
1868 if (status)
1869 break;
1870 }
1871
1872 pci_free_consistent(adapter->pdev, flash_cmd.size, flash_cmd.va,
1873 flash_cmd.dma);
1874 if (status) {
1875 dev_err(&adapter->pdev->dev, "Firmware load error\n");
1876 goto fw_exit;
1877 }
1878
1879 dev_info(&adapter->pdev->dev, "Firmware flashed succesfully\n");
1880
1881fw_exit:
1882 release_firmware(fw);
1883 return status;
1884}
1885
6b7c5b94
SP
1886static struct net_device_ops be_netdev_ops = {
1887 .ndo_open = be_open,
1888 .ndo_stop = be_close,
1889 .ndo_start_xmit = be_xmit,
1890 .ndo_get_stats = be_get_stats,
1891 .ndo_set_rx_mode = be_set_multicast_list,
1892 .ndo_set_mac_address = be_mac_addr_set,
1893 .ndo_change_mtu = be_change_mtu,
1894 .ndo_validate_addr = eth_validate_addr,
1895 .ndo_vlan_rx_register = be_vlan_register,
1896 .ndo_vlan_rx_add_vid = be_vlan_add_vid,
1897 .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
1898};
1899
1900static void be_netdev_init(struct net_device *netdev)
1901{
1902 struct be_adapter *adapter = netdev_priv(netdev);
1903
1904 netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
583e3f34
AK
1905 NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_HW_CSUM |
1906 NETIF_F_GRO;
6b7c5b94
SP
1907
1908 netdev->flags |= IFF_MULTICAST;
1909
728a9972
AK
1910 adapter->rx_csum = true;
1911
c190e3c8
AK
1912 netif_set_gso_max_size(netdev, 65535);
1913
6b7c5b94
SP
1914 BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
1915
1916 SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
1917
6b7c5b94
SP
1918 netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
1919 BE_NAPI_WEIGHT);
5fb379ee 1920 netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx_mcc,
6b7c5b94
SP
1921 BE_NAPI_WEIGHT);
1922
1923 netif_carrier_off(netdev);
1924 netif_stop_queue(netdev);
1925}
1926
1927static void be_unmap_pci_bars(struct be_adapter *adapter)
1928{
8788fdc2
SP
1929 if (adapter->csr)
1930 iounmap(adapter->csr);
1931 if (adapter->db)
1932 iounmap(adapter->db);
1933 if (adapter->pcicfg)
1934 iounmap(adapter->pcicfg);
6b7c5b94
SP
1935}
1936
1937static int be_map_pci_bars(struct be_adapter *adapter)
1938{
1939 u8 __iomem *addr;
1940
1941 addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
1942 pci_resource_len(adapter->pdev, 2));
1943 if (addr == NULL)
1944 return -ENOMEM;
8788fdc2 1945 adapter->csr = addr;
6b7c5b94
SP
1946
1947 addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
1948 128 * 1024);
1949 if (addr == NULL)
1950 goto pci_map_err;
8788fdc2 1951 adapter->db = addr;
6b7c5b94
SP
1952
1953 addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
1954 pci_resource_len(adapter->pdev, 1));
1955 if (addr == NULL)
1956 goto pci_map_err;
8788fdc2 1957 adapter->pcicfg = addr;
6b7c5b94
SP
1958
1959 return 0;
1960pci_map_err:
1961 be_unmap_pci_bars(adapter);
1962 return -ENOMEM;
1963}
1964
1965
1966static void be_ctrl_cleanup(struct be_adapter *adapter)
1967{
8788fdc2 1968 struct be_dma_mem *mem = &adapter->mbox_mem_alloced;
6b7c5b94
SP
1969
1970 be_unmap_pci_bars(adapter);
1971
1972 if (mem->va)
1973 pci_free_consistent(adapter->pdev, mem->size,
1974 mem->va, mem->dma);
1975}
1976
6b7c5b94
SP
1977static int be_ctrl_init(struct be_adapter *adapter)
1978{
8788fdc2
SP
1979 struct be_dma_mem *mbox_mem_alloc = &adapter->mbox_mem_alloced;
1980 struct be_dma_mem *mbox_mem_align = &adapter->mbox_mem;
6b7c5b94 1981 int status;
6b7c5b94
SP
1982
1983 status = be_map_pci_bars(adapter);
1984 if (status)
1985 return status;
1986
1987 mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
1988 mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
1989 mbox_mem_alloc->size, &mbox_mem_alloc->dma);
1990 if (!mbox_mem_alloc->va) {
1991 be_unmap_pci_bars(adapter);
1992 return -1;
1993 }
1994 mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
1995 mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
1996 mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
1997 memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
8788fdc2
SP
1998 spin_lock_init(&adapter->mbox_lock);
1999 spin_lock_init(&adapter->mcc_lock);
2000 spin_lock_init(&adapter->mcc_cq_lock);
a8f447bd 2001
6b7c5b94
SP
2002 return 0;
2003}
2004
2005static void be_stats_cleanup(struct be_adapter *adapter)
2006{
2007 struct be_stats_obj *stats = &adapter->stats;
2008 struct be_dma_mem *cmd = &stats->cmd;
2009
2010 if (cmd->va)
2011 pci_free_consistent(adapter->pdev, cmd->size,
2012 cmd->va, cmd->dma);
2013}
2014
2015static int be_stats_init(struct be_adapter *adapter)
2016{
2017 struct be_stats_obj *stats = &adapter->stats;
2018 struct be_dma_mem *cmd = &stats->cmd;
2019
2020 cmd->size = sizeof(struct be_cmd_req_get_stats);
2021 cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
2022 if (cmd->va == NULL)
2023 return -1;
2024 return 0;
2025}
2026
2027static void __devexit be_remove(struct pci_dev *pdev)
2028{
2029 struct be_adapter *adapter = pci_get_drvdata(pdev);
2030 if (!adapter)
2031 return;
2032
2033 unregister_netdev(adapter->netdev);
2034
5fb379ee
SP
2035 be_clear(adapter);
2036
6b7c5b94
SP
2037 be_stats_cleanup(adapter);
2038
2039 be_ctrl_cleanup(adapter);
2040
2041 if (adapter->msix_enabled) {
2042 pci_disable_msix(adapter->pdev);
2043 adapter->msix_enabled = false;
2044 }
2045
2046 pci_set_drvdata(pdev, NULL);
2047 pci_release_regions(pdev);
2048 pci_disable_device(pdev);
2049
2050 free_netdev(adapter->netdev);
2051}
2052
2053static int be_hw_up(struct be_adapter *adapter)
2054{
6b7c5b94
SP
2055 int status;
2056
8788fdc2 2057 status = be_cmd_POST(adapter);
6b7c5b94
SP
2058 if (status)
2059 return status;
2060
43a04fdc
SP
2061 status = be_cmd_reset_function(adapter);
2062 if (status)
2063 return status;
2064
8788fdc2 2065 status = be_cmd_get_fw_ver(adapter, adapter->fw_ver);
6b7c5b94
SP
2066 if (status)
2067 return status;
2068
dcb9b564
AK
2069 status = be_cmd_query_fw_cfg(adapter,
2070 &adapter->port_num, &adapter->cap);
6b7c5b94
SP
2071 return status;
2072}
2073
2074static int __devinit be_probe(struct pci_dev *pdev,
2075 const struct pci_device_id *pdev_id)
2076{
2077 int status = 0;
2078 struct be_adapter *adapter;
2079 struct net_device *netdev;
6b7c5b94
SP
2080 u8 mac[ETH_ALEN];
2081
2082 status = pci_enable_device(pdev);
2083 if (status)
2084 goto do_none;
2085
2086 status = pci_request_regions(pdev, DRV_NAME);
2087 if (status)
2088 goto disable_dev;
2089 pci_set_master(pdev);
2090
2091 netdev = alloc_etherdev(sizeof(struct be_adapter));
2092 if (netdev == NULL) {
2093 status = -ENOMEM;
2094 goto rel_reg;
2095 }
2096 adapter = netdev_priv(netdev);
2097 adapter->pdev = pdev;
2098 pci_set_drvdata(pdev, adapter);
2099 adapter->netdev = netdev;
2100
2101 be_msix_enable(adapter);
2102
e930438c 2103 status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
6b7c5b94
SP
2104 if (!status) {
2105 netdev->features |= NETIF_F_HIGHDMA;
2106 } else {
e930438c 2107 status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
6b7c5b94
SP
2108 if (status) {
2109 dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
2110 goto free_netdev;
2111 }
2112 }
2113
6b7c5b94
SP
2114 status = be_ctrl_init(adapter);
2115 if (status)
2116 goto free_netdev;
2117
2118 status = be_stats_init(adapter);
2119 if (status)
2120 goto ctrl_clean;
2121
2122 status = be_hw_up(adapter);
2123 if (status)
2124 goto stats_clean;
2125
8788fdc2 2126 status = be_cmd_mac_addr_query(adapter, mac, MAC_ADDRESS_TYPE_NETWORK,
6b7c5b94
SP
2127 true /* permanent */, 0);
2128 if (status)
2129 goto stats_clean;
2130 memcpy(netdev->dev_addr, mac, ETH_ALEN);
2131
2132 INIT_DELAYED_WORK(&adapter->work, be_worker);
2133 be_netdev_init(netdev);
2134 SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
2135
5fb379ee
SP
2136 status = be_setup(adapter);
2137 if (status)
2138 goto stats_clean;
6b7c5b94
SP
2139 status = register_netdev(netdev);
2140 if (status != 0)
5fb379ee 2141 goto unsetup;
6b7c5b94 2142
c4ca2374 2143 dev_info(&pdev->dev, "%s port %d\n", nic_name(pdev), adapter->port_num);
6b7c5b94
SP
2144 return 0;
2145
5fb379ee
SP
2146unsetup:
2147 be_clear(adapter);
6b7c5b94
SP
2148stats_clean:
2149 be_stats_cleanup(adapter);
2150ctrl_clean:
2151 be_ctrl_cleanup(adapter);
2152free_netdev:
2153 free_netdev(adapter->netdev);
2154rel_reg:
2155 pci_release_regions(pdev);
2156disable_dev:
2157 pci_disable_device(pdev);
2158do_none:
c4ca2374 2159 dev_err(&pdev->dev, "%s initialization failed\n", nic_name(pdev));
6b7c5b94
SP
2160 return status;
2161}
2162
2163static int be_suspend(struct pci_dev *pdev, pm_message_t state)
2164{
2165 struct be_adapter *adapter = pci_get_drvdata(pdev);
2166 struct net_device *netdev = adapter->netdev;
2167
2168 netif_device_detach(netdev);
2169 if (netif_running(netdev)) {
2170 rtnl_lock();
2171 be_close(netdev);
2172 rtnl_unlock();
2173 }
9b0365f1 2174 be_clear(adapter);
6b7c5b94
SP
2175
2176 pci_save_state(pdev);
2177 pci_disable_device(pdev);
2178 pci_set_power_state(pdev, pci_choose_state(pdev, state));
2179 return 0;
2180}
2181
2182static int be_resume(struct pci_dev *pdev)
2183{
2184 int status = 0;
2185 struct be_adapter *adapter = pci_get_drvdata(pdev);
2186 struct net_device *netdev = adapter->netdev;
2187
2188 netif_device_detach(netdev);
2189
2190 status = pci_enable_device(pdev);
2191 if (status)
2192 return status;
2193
2194 pci_set_power_state(pdev, 0);
2195 pci_restore_state(pdev);
2196
9b0365f1 2197 be_setup(adapter);
6b7c5b94
SP
2198 if (netif_running(netdev)) {
2199 rtnl_lock();
2200 be_open(netdev);
2201 rtnl_unlock();
2202 }
2203 netif_device_attach(netdev);
2204 return 0;
2205}
2206
2207static struct pci_driver be_driver = {
2208 .name = DRV_NAME,
2209 .id_table = be_dev_ids,
2210 .probe = be_probe,
2211 .remove = be_remove,
2212 .suspend = be_suspend,
2213 .resume = be_resume
2214};
2215
2216static int __init be_init_module(void)
2217{
2218 if (rx_frag_size != 8192 && rx_frag_size != 4096
2219 && rx_frag_size != 2048) {
2220 printk(KERN_WARNING DRV_NAME
2221 " : Module param rx_frag_size must be 2048/4096/8192."
2222 " Using 2048\n");
2223 rx_frag_size = 2048;
2224 }
6b7c5b94
SP
2225
2226 return pci_register_driver(&be_driver);
2227}
2228module_init(be_init_module);
2229
2230static void __exit be_exit_module(void)
2231{
2232 pci_unregister_driver(&be_driver);
2233}
2234module_exit(be_exit_module);