]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | comment "Processor Type" |
2 | ||
3 | config CPU_32 | |
4 | bool | |
5 | default y | |
6 | ||
7 | # Select CPU types depending on the architecture selected. This selects | |
8 | # which CPUs we support in the kernel image, and the compiler instruction | |
9 | # optimiser behaviour. | |
10 | ||
11 | # ARM610 | |
12 | config CPU_ARM610 | |
c750815e | 13 | bool "Support ARM610 processor" if ARCH_RPC |
1da177e4 LT |
14 | select CPU_32v3 |
15 | select CPU_CACHE_V3 | |
16 | select CPU_CACHE_VIVT | |
fefdaa06 | 17 | select CPU_CP15_MMU |
f9c21a6e HC |
18 | select CPU_COPY_V3 if MMU |
19 | select CPU_TLB_V3 if MMU | |
48d7927b | 20 | select CPU_PABRT_NOIFAR |
1da177e4 LT |
21 | help |
22 | The ARM610 is the successor to the ARM3 processor | |
23 | and was produced by VLSI Technology Inc. | |
24 | ||
25 | Say Y if you want support for the ARM610 processor. | |
26 | Otherwise, say N. | |
27 | ||
07e0da78 HC |
28 | # ARM7TDMI |
29 | config CPU_ARM7TDMI | |
30 | bool "Support ARM7TDMI processor" | |
6b237a35 | 31 | depends on !MMU |
07e0da78 HC |
32 | select CPU_32v4T |
33 | select CPU_ABRT_LV4T | |
4a1fd556 | 34 | select CPU_PABRT_NOIFAR |
07e0da78 HC |
35 | select CPU_CACHE_V4 |
36 | help | |
37 | A 32-bit RISC microprocessor based on the ARM7 processor core | |
38 | which has no memory control unit and cache. | |
39 | ||
40 | Say Y if you want support for the ARM7TDMI processor. | |
41 | Otherwise, say N. | |
42 | ||
1da177e4 LT |
43 | # ARM710 |
44 | config CPU_ARM710 | |
c750815e | 45 | bool "Support ARM710 processor" if ARCH_RPC |
1da177e4 LT |
46 | select CPU_32v3 |
47 | select CPU_CACHE_V3 | |
48 | select CPU_CACHE_VIVT | |
fefdaa06 | 49 | select CPU_CP15_MMU |
f9c21a6e HC |
50 | select CPU_COPY_V3 if MMU |
51 | select CPU_TLB_V3 if MMU | |
48d7927b | 52 | select CPU_PABRT_NOIFAR |
1da177e4 LT |
53 | help |
54 | A 32-bit RISC microprocessor based on the ARM7 processor core | |
55 | designed by Advanced RISC Machines Ltd. The ARM710 is the | |
56 | successor to the ARM610 processor. It was released in | |
57 | July 1994 by VLSI Technology Inc. | |
58 | ||
59 | Say Y if you want support for the ARM710 processor. | |
60 | Otherwise, say N. | |
61 | ||
62 | # ARM720T | |
63 | config CPU_ARM720T | |
c750815e | 64 | bool "Support ARM720T processor" if ARCH_INTEGRATOR |
260e98ed | 65 | select CPU_32v4T |
1da177e4 | 66 | select CPU_ABRT_LV4T |
48d7927b | 67 | select CPU_PABRT_NOIFAR |
1da177e4 LT |
68 | select CPU_CACHE_V4 |
69 | select CPU_CACHE_VIVT | |
fefdaa06 | 70 | select CPU_CP15_MMU |
f9c21a6e HC |
71 | select CPU_COPY_V4WT if MMU |
72 | select CPU_TLB_V4WT if MMU | |
1da177e4 LT |
73 | help |
74 | A 32-bit RISC processor with 8kByte Cache, Write Buffer and | |
75 | MMU built around an ARM7TDMI core. | |
76 | ||
77 | Say Y if you want support for the ARM720T processor. | |
78 | Otherwise, say N. | |
79 | ||
b731c311 HC |
80 | # ARM740T |
81 | config CPU_ARM740T | |
82 | bool "Support ARM740T processor" if ARCH_INTEGRATOR | |
6b237a35 | 83 | depends on !MMU |
b731c311 HC |
84 | select CPU_32v4T |
85 | select CPU_ABRT_LV4T | |
4a1fd556 | 86 | select CPU_PABRT_NOIFAR |
b731c311 HC |
87 | select CPU_CACHE_V3 # although the core is v4t |
88 | select CPU_CP15_MPU | |
89 | help | |
90 | A 32-bit RISC processor with 8KB cache or 4KB variants, | |
91 | write buffer and MPU(Protection Unit) built around | |
92 | an ARM7TDMI core. | |
93 | ||
94 | Say Y if you want support for the ARM740T processor. | |
95 | Otherwise, say N. | |
96 | ||
43f5f014 HC |
97 | # ARM9TDMI |
98 | config CPU_ARM9TDMI | |
99 | bool "Support ARM9TDMI processor" | |
6b237a35 | 100 | depends on !MMU |
43f5f014 | 101 | select CPU_32v4T |
0f45d7f3 | 102 | select CPU_ABRT_NOMMU |
4a1fd556 | 103 | select CPU_PABRT_NOIFAR |
43f5f014 HC |
104 | select CPU_CACHE_V4 |
105 | help | |
106 | A 32-bit RISC microprocessor based on the ARM9 processor core | |
107 | which has no memory control unit and cache. | |
108 | ||
109 | Say Y if you want support for the ARM9TDMI processor. | |
110 | Otherwise, say N. | |
111 | ||
1da177e4 LT |
112 | # ARM920T |
113 | config CPU_ARM920T | |
c750815e | 114 | bool "Support ARM920T processor" if ARCH_INTEGRATOR |
260e98ed | 115 | select CPU_32v4T |
1da177e4 | 116 | select CPU_ABRT_EV4T |
48d7927b | 117 | select CPU_PABRT_NOIFAR |
1da177e4 LT |
118 | select CPU_CACHE_V4WT |
119 | select CPU_CACHE_VIVT | |
fefdaa06 | 120 | select CPU_CP15_MMU |
f9c21a6e HC |
121 | select CPU_COPY_V4WB if MMU |
122 | select CPU_TLB_V4WBI if MMU | |
1da177e4 LT |
123 | help |
124 | The ARM920T is licensed to be produced by numerous vendors, | |
125 | and is used in the Maverick EP9312 and the Samsung S3C2410. | |
126 | ||
127 | More information on the Maverick EP9312 at | |
128 | <http://linuxdevices.com/products/PD2382866068.html>. | |
129 | ||
130 | Say Y if you want support for the ARM920T processor. | |
131 | Otherwise, say N. | |
132 | ||
133 | # ARM922T | |
134 | config CPU_ARM922T | |
135 | bool "Support ARM922T processor" if ARCH_INTEGRATOR | |
260e98ed | 136 | select CPU_32v4T |
1da177e4 | 137 | select CPU_ABRT_EV4T |
48d7927b | 138 | select CPU_PABRT_NOIFAR |
1da177e4 LT |
139 | select CPU_CACHE_V4WT |
140 | select CPU_CACHE_VIVT | |
fefdaa06 | 141 | select CPU_CP15_MMU |
f9c21a6e HC |
142 | select CPU_COPY_V4WB if MMU |
143 | select CPU_TLB_V4WBI if MMU | |
1da177e4 LT |
144 | help |
145 | The ARM922T is a version of the ARM920T, but with smaller | |
146 | instruction and data caches. It is used in Altera's | |
c53c9cf6 | 147 | Excalibur XA device family and Micrel's KS8695 Centaur. |
1da177e4 LT |
148 | |
149 | Say Y if you want support for the ARM922T processor. | |
150 | Otherwise, say N. | |
151 | ||
152 | # ARM925T | |
153 | config CPU_ARM925T | |
b288f75f | 154 | bool "Support ARM925T processor" if ARCH_OMAP1 |
260e98ed | 155 | select CPU_32v4T |
1da177e4 | 156 | select CPU_ABRT_EV4T |
48d7927b | 157 | select CPU_PABRT_NOIFAR |
1da177e4 LT |
158 | select CPU_CACHE_V4WT |
159 | select CPU_CACHE_VIVT | |
fefdaa06 | 160 | select CPU_CP15_MMU |
f9c21a6e HC |
161 | select CPU_COPY_V4WB if MMU |
162 | select CPU_TLB_V4WBI if MMU | |
1da177e4 LT |
163 | help |
164 | The ARM925T is a mix between the ARM920T and ARM926T, but with | |
165 | different instruction and data caches. It is used in TI's OMAP | |
166 | device family. | |
167 | ||
168 | Say Y if you want support for the ARM925T processor. | |
169 | Otherwise, say N. | |
170 | ||
171 | # ARM926T | |
172 | config CPU_ARM926T | |
c750815e | 173 | bool "Support ARM926T processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB |
1da177e4 LT |
174 | select CPU_32v5 |
175 | select CPU_ABRT_EV5TJ | |
48d7927b | 176 | select CPU_PABRT_NOIFAR |
1da177e4 | 177 | select CPU_CACHE_VIVT |
fefdaa06 | 178 | select CPU_CP15_MMU |
f9c21a6e HC |
179 | select CPU_COPY_V4WB if MMU |
180 | select CPU_TLB_V4WBI if MMU | |
1da177e4 LT |
181 | help |
182 | This is a variant of the ARM920. It has slightly different | |
183 | instruction sequences for cache and TLB operations. Curiously, | |
184 | there is no documentation on it at the ARM corporate website. | |
185 | ||
186 | Say Y if you want support for the ARM926T processor. | |
187 | Otherwise, say N. | |
188 | ||
d60674eb HC |
189 | # ARM940T |
190 | config CPU_ARM940T | |
191 | bool "Support ARM940T processor" if ARCH_INTEGRATOR | |
6b237a35 | 192 | depends on !MMU |
d60674eb | 193 | select CPU_32v4T |
0f45d7f3 | 194 | select CPU_ABRT_NOMMU |
4a1fd556 | 195 | select CPU_PABRT_NOIFAR |
d60674eb HC |
196 | select CPU_CACHE_VIVT |
197 | select CPU_CP15_MPU | |
198 | help | |
199 | ARM940T is a member of the ARM9TDMI family of general- | |
3cb2fccc | 200 | purpose microprocessors with MPU and separate 4KB |
d60674eb HC |
201 | instruction and 4KB data cases, each with a 4-word line |
202 | length. | |
203 | ||
204 | Say Y if you want support for the ARM940T processor. | |
205 | Otherwise, say N. | |
206 | ||
f37f46eb HC |
207 | # ARM946E-S |
208 | config CPU_ARM946E | |
209 | bool "Support ARM946E-S processor" if ARCH_INTEGRATOR | |
6b237a35 | 210 | depends on !MMU |
f37f46eb | 211 | select CPU_32v5 |
0f45d7f3 | 212 | select CPU_ABRT_NOMMU |
4a1fd556 | 213 | select CPU_PABRT_NOIFAR |
f37f46eb HC |
214 | select CPU_CACHE_VIVT |
215 | select CPU_CP15_MPU | |
216 | help | |
217 | ARM946E-S is a member of the ARM9E-S family of high- | |
218 | performance, 32-bit system-on-chip processor solutions. | |
219 | The TCM and ARMv5TE 32-bit instruction set is supported. | |
220 | ||
221 | Say Y if you want support for the ARM946E-S processor. | |
222 | Otherwise, say N. | |
223 | ||
1da177e4 LT |
224 | # ARM1020 - needs validating |
225 | config CPU_ARM1020 | |
c750815e | 226 | bool "Support ARM1020T (rev 0) processor" if ARCH_INTEGRATOR |
1da177e4 LT |
227 | select CPU_32v5 |
228 | select CPU_ABRT_EV4T | |
48d7927b | 229 | select CPU_PABRT_NOIFAR |
1da177e4 LT |
230 | select CPU_CACHE_V4WT |
231 | select CPU_CACHE_VIVT | |
fefdaa06 | 232 | select CPU_CP15_MMU |
f9c21a6e HC |
233 | select CPU_COPY_V4WB if MMU |
234 | select CPU_TLB_V4WBI if MMU | |
1da177e4 LT |
235 | help |
236 | The ARM1020 is the 32K cached version of the ARM10 processor, | |
237 | with an addition of a floating-point unit. | |
238 | ||
239 | Say Y if you want support for the ARM1020 processor. | |
240 | Otherwise, say N. | |
241 | ||
242 | # ARM1020E - needs validating | |
243 | config CPU_ARM1020E | |
c750815e | 244 | bool "Support ARM1020E processor" if ARCH_INTEGRATOR |
1da177e4 LT |
245 | select CPU_32v5 |
246 | select CPU_ABRT_EV4T | |
48d7927b | 247 | select CPU_PABRT_NOIFAR |
1da177e4 LT |
248 | select CPU_CACHE_V4WT |
249 | select CPU_CACHE_VIVT | |
fefdaa06 | 250 | select CPU_CP15_MMU |
f9c21a6e HC |
251 | select CPU_COPY_V4WB if MMU |
252 | select CPU_TLB_V4WBI if MMU | |
1da177e4 LT |
253 | depends on n |
254 | ||
255 | # ARM1022E | |
256 | config CPU_ARM1022 | |
c750815e | 257 | bool "Support ARM1022E processor" if ARCH_INTEGRATOR |
1da177e4 LT |
258 | select CPU_32v5 |
259 | select CPU_ABRT_EV4T | |
48d7927b | 260 | select CPU_PABRT_NOIFAR |
1da177e4 | 261 | select CPU_CACHE_VIVT |
fefdaa06 | 262 | select CPU_CP15_MMU |
f9c21a6e HC |
263 | select CPU_COPY_V4WB if MMU # can probably do better |
264 | select CPU_TLB_V4WBI if MMU | |
1da177e4 LT |
265 | help |
266 | The ARM1022E is an implementation of the ARMv5TE architecture | |
267 | based upon the ARM10 integer core with a 16KiB L1 Harvard cache, | |
268 | embedded trace macrocell, and a floating-point unit. | |
269 | ||
270 | Say Y if you want support for the ARM1022E processor. | |
271 | Otherwise, say N. | |
272 | ||
273 | # ARM1026EJ-S | |
274 | config CPU_ARM1026 | |
c750815e | 275 | bool "Support ARM1026EJ-S processor" if ARCH_INTEGRATOR |
1da177e4 LT |
276 | select CPU_32v5 |
277 | select CPU_ABRT_EV5T # But need Jazelle, but EV5TJ ignores bit 10 | |
48d7927b | 278 | select CPU_PABRT_NOIFAR |
1da177e4 | 279 | select CPU_CACHE_VIVT |
fefdaa06 | 280 | select CPU_CP15_MMU |
f9c21a6e HC |
281 | select CPU_COPY_V4WB if MMU # can probably do better |
282 | select CPU_TLB_V4WBI if MMU | |
1da177e4 LT |
283 | help |
284 | The ARM1026EJ-S is an implementation of the ARMv5TEJ architecture | |
285 | based upon the ARM10 integer core. | |
286 | ||
287 | Say Y if you want support for the ARM1026EJ-S processor. | |
288 | Otherwise, say N. | |
289 | ||
290 | # SA110 | |
291 | config CPU_SA110 | |
c750815e | 292 | bool "Support StrongARM(R) SA-110 processor" if ARCH_RPC |
1da177e4 LT |
293 | select CPU_32v3 if ARCH_RPC |
294 | select CPU_32v4 if !ARCH_RPC | |
295 | select CPU_ABRT_EV4 | |
48d7927b | 296 | select CPU_PABRT_NOIFAR |
1da177e4 LT |
297 | select CPU_CACHE_V4WB |
298 | select CPU_CACHE_VIVT | |
fefdaa06 | 299 | select CPU_CP15_MMU |
f9c21a6e HC |
300 | select CPU_COPY_V4WB if MMU |
301 | select CPU_TLB_V4WB if MMU | |
1da177e4 LT |
302 | help |
303 | The Intel StrongARM(R) SA-110 is a 32-bit microprocessor and | |
304 | is available at five speeds ranging from 100 MHz to 233 MHz. | |
305 | More information is available at | |
306 | <http://developer.intel.com/design/strong/sa110.htm>. | |
307 | ||
308 | Say Y if you want support for the SA-110 processor. | |
309 | Otherwise, say N. | |
310 | ||
311 | # SA1100 | |
312 | config CPU_SA1100 | |
313 | bool | |
1da177e4 LT |
314 | select CPU_32v4 |
315 | select CPU_ABRT_EV4 | |
48d7927b | 316 | select CPU_PABRT_NOIFAR |
1da177e4 LT |
317 | select CPU_CACHE_V4WB |
318 | select CPU_CACHE_VIVT | |
fefdaa06 | 319 | select CPU_CP15_MMU |
f9c21a6e | 320 | select CPU_TLB_V4WB if MMU |
1da177e4 LT |
321 | |
322 | # XScale | |
323 | config CPU_XSCALE | |
324 | bool | |
1da177e4 LT |
325 | select CPU_32v5 |
326 | select CPU_ABRT_EV5T | |
48d7927b | 327 | select CPU_PABRT_NOIFAR |
1da177e4 | 328 | select CPU_CACHE_VIVT |
fefdaa06 | 329 | select CPU_CP15_MMU |
f9c21a6e | 330 | select CPU_TLB_V4WBI if MMU |
1da177e4 | 331 | |
23bdf86a LB |
332 | # XScale Core Version 3 |
333 | config CPU_XSC3 | |
334 | bool | |
23bdf86a LB |
335 | select CPU_32v5 |
336 | select CPU_ABRT_EV5T | |
4a1fd556 | 337 | select CPU_PABRT_NOIFAR |
23bdf86a | 338 | select CPU_CACHE_VIVT |
fefdaa06 | 339 | select CPU_CP15_MMU |
f9c21a6e | 340 | select CPU_TLB_V4WBI if MMU |
23bdf86a LB |
341 | select IO_36 |
342 | ||
e50d6409 AH |
343 | # Feroceon |
344 | config CPU_FEROCEON | |
345 | bool | |
e50d6409 AH |
346 | select CPU_32v5 |
347 | select CPU_ABRT_EV5T | |
48d7927b | 348 | select CPU_PABRT_NOIFAR |
e50d6409 AH |
349 | select CPU_CACHE_VIVT |
350 | select CPU_CP15_MMU | |
0ed15071 | 351 | select CPU_COPY_FEROCEON if MMU |
99c6dc11 | 352 | select CPU_TLB_FEROCEON if MMU |
e50d6409 | 353 | |
d910a0aa TP |
354 | config CPU_FEROCEON_OLD_ID |
355 | bool "Accept early Feroceon cores with an ARM926 ID" | |
356 | depends on CPU_FEROCEON && !CPU_ARM926T | |
357 | default y | |
358 | help | |
359 | This enables the usage of some old Feroceon cores | |
360 | for which the CPU ID is equal to the ARM926 ID. | |
361 | Relevant for Feroceon-1850 and early Feroceon-2850. | |
362 | ||
1da177e4 LT |
363 | # ARMv6 |
364 | config CPU_V6 | |
c750815e | 365 | bool "Support ARM V6 processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB |
1da177e4 LT |
366 | select CPU_32v6 |
367 | select CPU_ABRT_EV6 | |
48d7927b | 368 | select CPU_PABRT_NOIFAR |
1da177e4 LT |
369 | select CPU_CACHE_V6 |
370 | select CPU_CACHE_VIPT | |
fefdaa06 | 371 | select CPU_CP15_MMU |
7b4c965a | 372 | select CPU_HAS_ASID if MMU |
f9c21a6e HC |
373 | select CPU_COPY_V6 if MMU |
374 | select CPU_TLB_V6 if MMU | |
1da177e4 | 375 | |
4a5f79e7 RK |
376 | # ARMv6k |
377 | config CPU_32v6K | |
378 | bool "Support ARM V6K processor extensions" if !SMP | |
379 | depends on CPU_V6 | |
52c543f9 | 380 | default y if SMP && !ARCH_MX3 |
4a5f79e7 RK |
381 | help |
382 | Say Y here if your ARMv6 processor supports the 'K' extension. | |
383 | This enables the kernel to use some instructions not present | |
384 | on previous processors, and as such a kernel build with this | |
385 | enabled will not boot on processors with do not support these | |
386 | instructions. | |
387 | ||
23688e99 CM |
388 | # ARMv7 |
389 | config CPU_V7 | |
c750815e | 390 | bool "Support ARM V7 processor" if ARCH_INTEGRATOR || MACH_REALVIEW_EB |
23688e99 CM |
391 | select CPU_32v6K |
392 | select CPU_32v7 | |
393 | select CPU_ABRT_EV7 | |
48d7927b | 394 | select CPU_PABRT_IFAR |
23688e99 CM |
395 | select CPU_CACHE_V7 |
396 | select CPU_CACHE_VIPT | |
397 | select CPU_CP15_MMU | |
2eb8c82b | 398 | select CPU_HAS_ASID if MMU |
23688e99 | 399 | select CPU_COPY_V6 if MMU |
2ccdd1e7 | 400 | select CPU_TLB_V7 if MMU |
23688e99 | 401 | |
1da177e4 LT |
402 | # Figure out what processor architecture version we should be using. |
403 | # This defines the compiler instruction set which depends on the machine type. | |
404 | config CPU_32v3 | |
405 | bool | |
60b6cf68 | 406 | select TLS_REG_EMUL if SMP || !MMU |
48fa14f7 | 407 | select NEEDS_SYSCALL_FOR_CMPXCHG if SMP |
1da177e4 LT |
408 | |
409 | config CPU_32v4 | |
410 | bool | |
60b6cf68 | 411 | select TLS_REG_EMUL if SMP || !MMU |
48fa14f7 | 412 | select NEEDS_SYSCALL_FOR_CMPXCHG if SMP |
1da177e4 | 413 | |
260e98ed LB |
414 | config CPU_32v4T |
415 | bool | |
416 | select TLS_REG_EMUL if SMP || !MMU | |
417 | select NEEDS_SYSCALL_FOR_CMPXCHG if SMP | |
418 | ||
1da177e4 LT |
419 | config CPU_32v5 |
420 | bool | |
60b6cf68 | 421 | select TLS_REG_EMUL if SMP || !MMU |
48fa14f7 | 422 | select NEEDS_SYSCALL_FOR_CMPXCHG if SMP |
1da177e4 LT |
423 | |
424 | config CPU_32v6 | |
425 | bool | |
367afaf8 | 426 | select TLS_REG_EMUL if !CPU_32v6K && !MMU |
1da177e4 | 427 | |
23688e99 CM |
428 | config CPU_32v7 |
429 | bool | |
430 | ||
1da177e4 | 431 | # The abort model |
0f45d7f3 HC |
432 | config CPU_ABRT_NOMMU |
433 | bool | |
434 | ||
1da177e4 LT |
435 | config CPU_ABRT_EV4 |
436 | bool | |
437 | ||
438 | config CPU_ABRT_EV4T | |
439 | bool | |
440 | ||
441 | config CPU_ABRT_LV4T | |
442 | bool | |
443 | ||
444 | config CPU_ABRT_EV5T | |
445 | bool | |
446 | ||
447 | config CPU_ABRT_EV5TJ | |
448 | bool | |
449 | ||
450 | config CPU_ABRT_EV6 | |
451 | bool | |
452 | ||
23688e99 CM |
453 | config CPU_ABRT_EV7 |
454 | bool | |
455 | ||
48d7927b PB |
456 | config CPU_PABRT_IFAR |
457 | bool | |
458 | ||
459 | config CPU_PABRT_NOIFAR | |
460 | bool | |
461 | ||
1da177e4 LT |
462 | # The cache model |
463 | config CPU_CACHE_V3 | |
464 | bool | |
465 | ||
466 | config CPU_CACHE_V4 | |
467 | bool | |
468 | ||
469 | config CPU_CACHE_V4WT | |
470 | bool | |
471 | ||
472 | config CPU_CACHE_V4WB | |
473 | bool | |
474 | ||
475 | config CPU_CACHE_V6 | |
476 | bool | |
477 | ||
23688e99 CM |
478 | config CPU_CACHE_V7 |
479 | bool | |
480 | ||
1da177e4 LT |
481 | config CPU_CACHE_VIVT |
482 | bool | |
483 | ||
484 | config CPU_CACHE_VIPT | |
485 | bool | |
486 | ||
f9c21a6e | 487 | if MMU |
1da177e4 LT |
488 | # The copy-page model |
489 | config CPU_COPY_V3 | |
490 | bool | |
491 | ||
492 | config CPU_COPY_V4WT | |
493 | bool | |
494 | ||
495 | config CPU_COPY_V4WB | |
496 | bool | |
497 | ||
0ed15071 LB |
498 | config CPU_COPY_FEROCEON |
499 | bool | |
500 | ||
1da177e4 LT |
501 | config CPU_COPY_V6 |
502 | bool | |
503 | ||
504 | # This selects the TLB model | |
505 | config CPU_TLB_V3 | |
506 | bool | |
507 | help | |
508 | ARM Architecture Version 3 TLB. | |
509 | ||
510 | config CPU_TLB_V4WT | |
511 | bool | |
512 | help | |
513 | ARM Architecture Version 4 TLB with writethrough cache. | |
514 | ||
515 | config CPU_TLB_V4WB | |
516 | bool | |
517 | help | |
518 | ARM Architecture Version 4 TLB with writeback cache. | |
519 | ||
520 | config CPU_TLB_V4WBI | |
521 | bool | |
522 | help | |
523 | ARM Architecture Version 4 TLB with writeback cache and invalidate | |
524 | instruction cache entry. | |
525 | ||
99c6dc11 LB |
526 | config CPU_TLB_FEROCEON |
527 | bool | |
528 | help | |
529 | Feroceon TLB (v4wbi with non-outer-cachable page table walks). | |
530 | ||
1da177e4 LT |
531 | config CPU_TLB_V6 |
532 | bool | |
533 | ||
2ccdd1e7 CM |
534 | config CPU_TLB_V7 |
535 | bool | |
536 | ||
f9c21a6e HC |
537 | endif |
538 | ||
516793c6 RK |
539 | config CPU_HAS_ASID |
540 | bool | |
541 | help | |
542 | This indicates whether the CPU has the ASID register; used to | |
543 | tag TLB and possibly cache entries. | |
544 | ||
fefdaa06 HC |
545 | config CPU_CP15 |
546 | bool | |
547 | help | |
548 | Processor has the CP15 register. | |
549 | ||
550 | config CPU_CP15_MMU | |
551 | bool | |
552 | select CPU_CP15 | |
553 | help | |
554 | Processor has the CP15 register, which has MMU related registers. | |
555 | ||
556 | config CPU_CP15_MPU | |
557 | bool | |
558 | select CPU_CP15 | |
559 | help | |
560 | Processor has the CP15 register, which has MPU related registers. | |
561 | ||
23bdf86a LB |
562 | # |
563 | # CPU supports 36-bit I/O | |
564 | # | |
565 | config IO_36 | |
566 | bool | |
567 | ||
1da177e4 LT |
568 | comment "Processor Features" |
569 | ||
570 | config ARM_THUMB | |
571 | bool "Support Thumb user binaries" | |
e50d6409 | 572 | depends on CPU_ARM720T || CPU_ARM740T || CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM940T || CPU_ARM946E || CPU_ARM1020 || CPU_ARM1020E || CPU_ARM1022 || CPU_ARM1026 || CPU_XSCALE || CPU_XSC3 || CPU_V6 || CPU_V7 || CPU_FEROCEON |
1da177e4 LT |
573 | default y |
574 | help | |
575 | Say Y if you want to include kernel support for running user space | |
576 | Thumb binaries. | |
577 | ||
578 | The Thumb instruction set is a compressed form of the standard ARM | |
579 | instruction set resulting in smaller binaries at the expense of | |
580 | slightly less efficient code. | |
581 | ||
582 | If you don't know what this all is, saying Y is a safe choice. | |
583 | ||
d7f864be CM |
584 | config ARM_THUMBEE |
585 | bool "Enable ThumbEE CPU extension" | |
586 | depends on CPU_V7 | |
587 | help | |
588 | Say Y here if you have a CPU with the ThumbEE extension and code to | |
589 | make use of it. Say N for code that can run on CPUs without ThumbEE. | |
590 | ||
1da177e4 LT |
591 | config CPU_BIG_ENDIAN |
592 | bool "Build big-endian kernel" | |
593 | depends on ARCH_SUPPORTS_BIG_ENDIAN | |
594 | help | |
595 | Say Y if you plan on running a kernel in big-endian mode. | |
596 | Note that your board must be properly built and your board | |
597 | port must properly enable any big-endian related features | |
598 | of your chipset/board/processor. | |
599 | ||
6afd6fae | 600 | config CPU_HIGH_VECTOR |
6340aa61 | 601 | depends on !MMU && CPU_CP15 && !CPU_ARM740T |
6afd6fae HC |
602 | bool "Select the High exception vector" |
603 | default n | |
604 | help | |
605 | Say Y here to select high exception vector(0xFFFF0000~). | |
606 | The exception vector can be vary depending on the platform | |
607 | design in nommu mode. If your platform needs to select | |
608 | high exception vector, say Y. | |
609 | Otherwise or if you are unsure, say N, and the low exception | |
610 | vector (0x00000000~) will be used. | |
611 | ||
1da177e4 | 612 | config CPU_ICACHE_DISABLE |
f12d0d7c HC |
613 | bool "Disable I-Cache (I-bit)" |
614 | depends on CPU_CP15 && !(CPU_ARM610 || CPU_ARM710 || CPU_ARM720T || CPU_ARM740T || CPU_XSCALE || CPU_XSC3) | |
1da177e4 LT |
615 | help |
616 | Say Y here to disable the processor instruction cache. Unless | |
617 | you have a reason not to or are unsure, say N. | |
618 | ||
619 | config CPU_DCACHE_DISABLE | |
f12d0d7c HC |
620 | bool "Disable D-Cache (C-bit)" |
621 | depends on CPU_CP15 | |
1da177e4 LT |
622 | help |
623 | Say Y here to disable the processor data cache. Unless | |
624 | you have a reason not to or are unsure, say N. | |
625 | ||
f37f46eb HC |
626 | config CPU_DCACHE_SIZE |
627 | hex | |
628 | depends on CPU_ARM740T || CPU_ARM946E | |
629 | default 0x00001000 if CPU_ARM740T | |
630 | default 0x00002000 # default size for ARM946E-S | |
631 | help | |
632 | Some cores are synthesizable to have various sized cache. For | |
633 | ARM946E-S case, it can vary from 0KB to 1MB. | |
634 | To support such cache operations, it is efficient to know the size | |
635 | before compile time. | |
636 | If your SoC is configured to have a different size, define the value | |
637 | here with proper conditions. | |
638 | ||
1da177e4 LT |
639 | config CPU_DCACHE_WRITETHROUGH |
640 | bool "Force write through D-cache" | |
a7039bd6 | 641 | depends on (CPU_ARM740T || CPU_ARM920T || CPU_ARM922T || CPU_ARM925T || CPU_ARM926T || CPU_ARM940T || CPU_ARM946E || CPU_ARM1020) && !CPU_DCACHE_DISABLE |
1da177e4 LT |
642 | default y if CPU_ARM925T |
643 | help | |
644 | Say Y here to use the data cache in writethrough mode. Unless you | |
645 | specifically require this or are unsure, say N. | |
646 | ||
647 | config CPU_CACHE_ROUND_ROBIN | |
648 | bool "Round robin I and D cache replacement algorithm" | |
f37f46eb | 649 | depends on (CPU_ARM926T || CPU_ARM946E || CPU_ARM1020) && (!CPU_ICACHE_DISABLE || !CPU_DCACHE_DISABLE) |
1da177e4 LT |
650 | help |
651 | Say Y here to use the predictable round-robin cache replacement | |
652 | policy. Unless you specifically require this or are unsure, say N. | |
653 | ||
654 | config CPU_BPREDICT_DISABLE | |
655 | bool "Disable branch prediction" | |
23688e99 | 656 | depends on CPU_ARM1020 || CPU_V6 || CPU_XSC3 || CPU_V7 |
1da177e4 LT |
657 | help |
658 | Say Y here to disable branch prediction. If unsure, say N. | |
2d2669b6 | 659 | |
4b0e07a5 NP |
660 | config TLS_REG_EMUL |
661 | bool | |
4b0e07a5 | 662 | help |
70489c88 NP |
663 | An SMP system using a pre-ARMv6 processor (there are apparently |
664 | a few prototypes like that in existence) and therefore access to | |
665 | that required register must be emulated. | |
4b0e07a5 | 666 | |
2d2669b6 NP |
667 | config HAS_TLS_REG |
668 | bool | |
70489c88 NP |
669 | depends on !TLS_REG_EMUL |
670 | default y if SMP || CPU_32v7 | |
2d2669b6 NP |
671 | help |
672 | This selects support for the CP15 thread register. | |
70489c88 NP |
673 | It is defined to be available on some ARMv6 processors (including |
674 | all SMP capable ARMv6's) or later processors. User space may | |
675 | assume directly accessing that register and always obtain the | |
676 | expected value only on ARMv7 and above. | |
2d2669b6 | 677 | |
dcef1f63 NP |
678 | config NEEDS_SYSCALL_FOR_CMPXCHG |
679 | bool | |
dcef1f63 NP |
680 | help |
681 | SMP on a pre-ARMv6 processor? Well OK then. | |
682 | Forget about fast user space cmpxchg support. | |
683 | It is just not possible. | |
684 | ||
953233dc CM |
685 | config OUTER_CACHE |
686 | bool | |
687 | default n | |
382266ad | 688 | |
99c6dc11 LB |
689 | config CACHE_FEROCEON_L2 |
690 | bool "Enable the Feroceon L2 cache controller" | |
794d15b2 | 691 | depends on ARCH_KIRKWOOD || ARCH_MV78XX0 |
99c6dc11 LB |
692 | default y |
693 | select OUTER_CACHE | |
694 | help | |
695 | This option enables the Feroceon L2 cache controller. | |
696 | ||
4360bb41 RS |
697 | config CACHE_FEROCEON_L2_WRITETHROUGH |
698 | bool "Force Feroceon L2 cache write through" | |
699 | depends on CACHE_FEROCEON_L2 | |
700 | default n | |
701 | help | |
702 | Say Y here to use the Feroceon L2 cache in writethrough mode. | |
703 | Unless you specifically require this, say N for writeback mode. | |
704 | ||
382266ad | 705 | config CACHE_L2X0 |
ba927951 | 706 | bool "Enable the L2x0 outer cache controller" |
4c3ea371 | 707 | depends on REALVIEW_EB_ARM11MP || MACH_REALVIEW_PB11MP || MACH_REALVIEW_PB1176 || REALVIEW_EB_A9MP |
ba927951 | 708 | default y |
382266ad | 709 | select OUTER_CACHE |
ba927951 CM |
710 | help |
711 | This option enables the L2x0 PrimeCell. | |
905a09d5 EM |
712 | |
713 | config CACHE_XSC3L2 | |
714 | bool "Enable the L2 cache on XScale3" | |
715 | depends on CPU_XSC3 | |
716 | default y | |
717 | select OUTER_CACHE | |
718 | help | |
719 | This option enables the L2 cache on XScale3. |