]> bbs.cooldavid.org Git - jme.git/blame - jme.h
git://bbs.cooldavid.org / jme.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Import jme 0.7 source
[jme.git] / jme.h
CommitLineData
4330c2f2
GFT		 1/*
2 * JMicron JMC2x0 series PCIe Ethernet Linux Device Driver
3 *
4 * Copyright 2008 JMicron Technology Corporation
5 * http://www.jmicron.com/
6 *
3bf61c55
GFT		 7 * Author: Guo-Fu Tseng <cooldavid@cooldavid.org>
8 *
4330c2f2
GFT		 9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
21 *
22 */
23
24#include <linux/version.h>
d7699f87
GFT		 25
26#define DRV_NAME "jme"
29bdd921 27#define DRV_VERSION "0.7"
d7699f87
GFT		 28#define PFX DRV_NAME ": "
29
30#ifdef DEBUG
4330c2f2 31#define dprintk(devname, fmt, args...) \
8c198884 32 printk(KERN_DEBUG "%s: " fmt, devname, ## args)
d7699f87 33#else
4330c2f2 34#define dprintk(devname, fmt, args...)
d7699f87
GFT		 35#endif
36
3bf61c55
GFT		 37#ifdef TX_DEBUG
38#define tx_dbg(devname, fmt, args...) dprintk(devname, fmt, ## args)
39#else
40#define tx_dbg(args...)
41#endif
42
43#ifdef RX_DEBUG
44#define rx_dbg(devname, fmt, args...) dprintk(devname, fmt, ## args)
45#else
46#define rx_dbg(args...)
47#endif
48
29bdd921
GFT		 49#ifdef QUEUE_DEBUG
50#define queue_dbg(devname, fmt, args...) dprintk(devname, fmt, ## args)
51#else
52#define queue_dbg(args...)
53#endif
54
79ce639c
GFT		 55#ifdef CSUM_DEBUG
56#define csum_dbg(devname, fmt, args...) dprintk(devname, fmt, ## args)
57#else
58#define csum_dbg(args...)
59#endif
60
4330c2f2 61#define jprintk(devname, fmt, args...) \
8c198884 62 printk(KERN_INFO "%s: " fmt, devname, ## args)
4330c2f2
GFT		 63
64#define jeprintk(devname, fmt, args...) \
8c198884 65 printk(KERN_ERR "%s: " fmt, devname, ## args)
4330c2f2 66
d7699f87
GFT		 67#define DEFAULT_MSG_ENABLE \
68 (NETIF_MSG_DRV | \
69 NETIF_MSG_PROBE | \
70 NETIF_MSG_LINK | \
71 NETIF_MSG_TIMER | \
72 NETIF_MSG_RX_ERR | \
73 NETIF_MSG_TX_ERR)
74
4330c2f2
GFT		 75#define PCI_CONF_DCSR_MRRS 0x59
76#define PCI_CONF_DCSR_MRRS_MASK 0x70
77enum pci_conf_dcsr_mrrs_vals {
78 MRRS_128B = 0x00,
79 MRRS_256B = 0x10,
80 MRRS_512B = 0x20,
81 MRRS_1024B = 0x30,
82 MRRS_2048B = 0x40,
83 MRRS_4096B = 0x50,
84};
d7699f87 85
79ce639c
GFT		 86#define MAX_ETHERNET_JUMBO_PACKET_SIZE 9216
87#define MIN_ETHERNET_PACKET_SIZE 60
88
3bf61c55
GFT		 89enum dynamic_pcc_values {
90 PCC_P1 = 1,
91 PCC_P2 = 2,
92 PCC_P3 = 3,
93
94 PCC_P1_TO = 1,
95 PCC_P2_TO = 250,
96 PCC_P3_TO = 1000,
97
98 PCC_P1_CNT = 1,
99 PCC_P2_CNT = 64,
100 PCC_P3_CNT = 255,
101};
102struct dynpcc_info {
3bf61c55
GFT		 103 unsigned long last_bytes;
104 unsigned long last_pkts;
79ce639c 105 unsigned long intr_cnt;
3bf61c55
GFT		 106 unsigned char cur;
107 unsigned char attempt;
108 unsigned char cnt;
109};
79ce639c
GFT		 110#define PCC_INTERVAL_US 100000
111#define PCC_INTERVAL (HZ / (1000000/PCC_INTERVAL_US))
3bf61c55 112#define PCC_P3_THRESHOLD 3*1024*1024
79ce639c
GFT		 113#define PCC_P2_THRESHOLD 800
114#define PCC_INTR_THRESHOLD 800
115#define PCC_TX_TO 100
116#define PCC_TX_CNT 16
3bf61c55 117
d7699f87
GFT		 118/*
119 * TX/RX Descriptors
4330c2f2
GFT		 120 *
121 * TX/RX Ring DESC Count Must be multiple of 16
122 * RX Ring DESC Count Must be <= 1024
d7699f87 123 */
4330c2f2
GFT		 124#define RING_DESC_NR 512 /* Must be power of 2 */
125#define RING_DESC_ALIGN 16 /* Descriptor alignment */
126
d7699f87
GFT		 127#define TX_DESC_SIZE 16
128#define TX_RING_NR 8
129#define TX_RING_ALLOC_SIZE (RING_DESC_NR * TX_DESC_SIZE) + TX_DESC_SIZE
130#define TX_RING_SIZE (RING_DESC_NR * TX_DESC_SIZE)
131
3bf61c55 132struct txdesc {
d7699f87
GFT		 133 union {
134 __u8 all[16];
135 __u32 dw[4];
136 struct {
137 /* DW0 */
138 __u16 vlan;
139 __u8 rsv1;
140 __u8 flags;
141
142 /* DW1 */
143 __u16 datalen;
144 __u16 mss;
145
146 /* DW2 */
147 __u16 pktsize;
148 __u16 rsv2;
149
150 /* DW3 */
151 __u32 bufaddr;
152 } desc1;
3bf61c55
GFT		 153 struct {
154 /* DW0 */
155 __u16 rsv1;
156 __u8 rsv2;
157 __u8 flags;
158
159 /* DW1 */
160 __u16 datalen;
161 __u16 rsv3;
162
163 /* DW2 */
164 __u32 bufaddrh;
165
166 /* DW3 */
167 __u32 bufaddrl;
168 } desc2;
8c198884
GFT		 169 struct {
170 /* DW0 */
171 __u8 ehdrsz;
172 __u8 rsv1;
173 __u8 rsv2;
174 __u8 flags;
175
176 /* DW1 */
177 __u16 trycnt;
178 __u16 segcnt;
179
180 /* DW2 */
181 __u16 pktsz;
182 __u16 rsv3;
183
184 /* DW3 */
185 __u32 bufaddrl;
186 } descwb;
d7699f87
GFT		 187 };
188};
8c198884 189enum jme_txdesc_flags_bits {
d7699f87
GFT		 190 TXFLAG_OWN = 0x80,
191 TXFLAG_INT = 0x40,
3bf61c55 192 TXFLAG_64BIT = 0x20,
d7699f87
GFT		 193 TXFLAG_TCPCS = 0x10,
194 TXFLAG_UDPCS = 0x08,
195 TXFLAG_IPCS = 0x04,
196 TXFLAG_LSEN = 0x02,
197 TXFLAG_TAGON = 0x01,
198};
8c198884
GFT		 199enum jme_rxdescwb_flags_bits {
200 TXWBFLAG_OWN = 0x80,
201 TXWBFLAG_INT = 0x40,
202 TXWBFLAG_TMOUT = 0x20,
203 TXWBFLAG_TRYOUT = 0x10,
204 TXWBFLAG_COL = 0x08,
205
206 TXWBFLAG_ALLERR = TXWBFLAG_TMOUT |
207 TXWBFLAG_TRYOUT |
208 TXWBFLAG_COL,
209};
d7699f87
GFT		 210
211
212#define RX_DESC_SIZE 16
213#define RX_RING_NR 4
214#define RX_RING_ALLOC_SIZE (RING_DESC_NR * RX_DESC_SIZE) + RX_DESC_SIZE
215#define RX_RING_SIZE (RING_DESC_NR * RX_DESC_SIZE)
216
217#define RX_BUF_DMA_ALIGN 8
3bf61c55 218#define RX_PREPAD_SIZE 10
79ce639c
GFT		 219#define ETH_CRC_LEN 2
220#define RX_VLANHDR_LEN 2
221#define RX_EXTRA_LEN (RX_PREPAD_SIZE + \
222 ETH_HLEN + \
223 ETH_CRC_LEN + \
224 RX_VLANHDR_LEN + \
225 RX_BUF_DMA_ALIGN)
d7699f87 226
3bf61c55 227struct rxdesc {
d7699f87
GFT		 228 union {
229 __u8 all[16];
230 __le32 dw[4];
231 struct {
232 /* DW0 */
233 __le16 rsv2;
234 __u8 rsv1;
235 __u8 flags;
236
237 /* DW1 */
238 __le16 datalen;
239 __le16 wbcpl;
240
241 /* DW2 */
242 __le32 bufaddrh;
243
244 /* DW3 */
245 __le32 bufaddrl;
246 } desc1;
247 struct {
248 /* DW0 */
249 __le16 vlan;
250 __le16 flags;
251
252 /* DW1 */
253 __le16 framesize;
4330c2f2 254 __u8 errstat;
d7699f87
GFT		 255 __u8 desccnt;
256
257 /* DW2 */
258 __le32 rsshash;
259
260 /* DW3 */
3bf61c55
GFT		 261 __u8 hashfun;
262 __u8 hashtype;
d7699f87
GFT		 263 __le16 resrv;
264 } descwb;
265 };
266};
267enum jme_rxdesc_flags_bits {
268 RXFLAG_OWN = 0x80,
269 RXFLAG_INT = 0x40,
270 RXFLAG_64BIT = 0x20,
271};
272enum jme_rxwbdesc_flags_bits {
4330c2f2
GFT		 273 RXWBFLAG_OWN = 0x8000,
274 RXWBFLAG_INT = 0x4000,
275 RXWBFLAG_MF = 0x2000,
276 RXWBFLAG_64BIT = 0x2000,
277 RXWBFLAG_TCPON = 0x1000,
278 RXWBFLAG_UDPON = 0x0800,
279 RXWBFLAG_IPCS = 0x0400,
280 RXWBFLAG_TCPCS = 0x0200,
281 RXWBFLAG_UDPCS = 0x0100,
282 RXWBFLAG_TAGON = 0x0080,
283 RXWBFLAG_IPV4 = 0x0040,
284 RXWBFLAG_IPV6 = 0x0020,
285 RXWBFLAG_PAUSE = 0x0010,
286 RXWBFLAG_MAGIC = 0x0008,
287 RXWBFLAG_WAKEUP = 0x0004,
288 RXWBFLAG_DEST = 0x0003,
289 RXWBFLAG_DEST_UNI = 0x0001,
290 RXWBFLAG_DEST_MUL = 0x0002,
291 RXWBFLAG_DEST_BRO = 0x0003,
d7699f87
GFT		 292};
293enum jme_rxwbdesc_desccnt_mask {
294 RXWBDCNT_WBCPL = 0x80,
295 RXWBDCNT_DCNT = 0x7F,
296};
4330c2f2
GFT		 297enum jme_rxwbdesc_errstat_bits {
298 RXWBERR_LIMIT = 0x80,
299 RXWBERR_MIIER = 0x40,
300 RXWBERR_NIBON = 0x20,
301 RXWBERR_COLON = 0x10,
302 RXWBERR_ABORT = 0x08,
303 RXWBERR_SHORT = 0x04,
304 RXWBERR_OVERUN = 0x02,
305 RXWBERR_CRCERR = 0x01,
306 RXWBERR_ALLERR = 0xFF,
307};
308
309struct jme_buffer_info {
310 struct sk_buff *skb;
311 dma_addr_t mapping;
312 int len;
3bf61c55 313 int nr_desc;
4330c2f2 314};
d7699f87
GFT		 315
316struct jme_ring {
4330c2f2 317 void* alloc; /* pointer to allocated memory */
3bf61c55 318 volatile void* desc; /* pointer to ring memory */
d7699f87
GFT		 319 dma_addr_t dmaalloc; /* phys address of ring alloc */
320 dma_addr_t dma; /* phys address for ring dma */
321
4330c2f2
GFT		 322 /* Buffer information corresponding to each descriptor */
323 struct jme_buffer_info bufinf[RING_DESC_NR];
d7699f87
GFT		 324
325 u16 next_to_use;
326 u16 next_to_clean;
3bf61c55 327
79ce639c 328 atomic_t nr_free;
d7699f87
GFT		 329};
330
3bf61c55
GFT		 331#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,21)
332#define NET_STAT(priv) priv->stats
333#define NETDEV_GET_STATS(netdev, fun_ptr) \
334 netdev->get_stats = fun_ptr
335#define DECLARE_NET_DEVICE_STATS struct net_device_stats stats;
336#else
337#define NET_STAT(priv) priv->dev->stats
338#define NETDEV_GET_STATS(netdev, fun_ptr)
339#define DECLARE_NET_DEVICE_STATS
340#endif
341
d7699f87
GFT		 342/*
343 * Jmac Adapter Private data
344 */
4330c2f2 345#define SHADOW_REG_NR 8
d7699f87
GFT		 346struct jme_adapter {
347 struct pci_dev *pdev;
348 struct net_device *dev;
349 void __iomem *regs;
4330c2f2
GFT		 350 dma_addr_t shadow_dma;
351 __u32 *shadow_regs;
d7699f87
GFT		 352 struct mii_if_info mii_if;
353 struct jme_ring rxring[RX_RING_NR];
354 struct jme_ring txring[TX_RING_NR];
d7699f87 355 spinlock_t phy_lock;
fcf45b4c 356 spinlock_t macaddr_lock;
8c198884 357 spinlock_t rxmcs_lock;
fcf45b4c 358 struct tasklet_struct rxempty_task;
4330c2f2
GFT		 359 struct tasklet_struct rxclean_task;
360 struct tasklet_struct txclean_task;
361 struct tasklet_struct linkch_task;
79ce639c
GFT		 362 struct tasklet_struct pcc_task;
363 __u32 flags;
4330c2f2 364 __u32 reg_txcs;
8c198884 365 __u32 reg_txpfc;
79ce639c 366 __u32 reg_rxcs;
3bf61c55
GFT		 367 __u32 reg_rxmcs;
368 __u32 reg_ghc;
29bdd921 369 __u32 reg_pmcs;
fcf45b4c
GFT		 370 __u32 phylink;
371 __u8 mrrs;
29bdd921
GFT		 372 struct ethtool_cmd old_ecmd;
373 unsigned int old_mtu;
3bf61c55
GFT		 374 struct dynpcc_info dpi;
375 atomic_t intr_sem;
fcf45b4c
GFT		 376 atomic_t link_changing;
377 atomic_t tx_cleaning;
378 atomic_t rx_cleaning;
3bf61c55 379 DECLARE_NET_DEVICE_STATS
d7699f87 380};
4330c2f2
GFT		 381enum shadow_reg_val {
382 SHADOW_IEVE = 0,
383};
79ce639c
GFT		 384enum jme_flags_bits {
385 JME_FLAG_MSI = 0x00000001,
29bdd921 386 JME_FLAG_SSET = 0x00000002,
8c198884 387};
fcf45b4c 388#define WAIT_TASKLET_TIMEOUT 500 /* 500 ms */
8c198884
GFT		 389#define TX_TIMEOUT (5*HZ)
390
d7699f87
GFT		 391
392/*
393 * MMaped I/O Resters
394 */
395enum jme_iomap_offsets {
4330c2f2
GFT		 396 JME_MAC = 0x0000,
397 JME_PHY = 0x0400,
d7699f87 398 JME_MISC = 0x0800,
4330c2f2 399 JME_RSS = 0x0C00,
d7699f87
GFT		 400};
401
8c198884
GFT		 402enum jme_iomap_lens {
403 JME_MAC_LEN = 0x80,
404 JME_PHY_LEN = 0x58,
405 JME_MISC_LEN = 0x98,
406 JME_RSS_LEN = 0xFF,
407};
408
d7699f87
GFT		 409enum jme_iomap_regs {
410 JME_TXCS = JME_MAC | 0x00, /* Transmit Control and Status */
3bf61c55
GFT		 411 JME_TXDBA_LO = JME_MAC | 0x04, /* Transmit Queue Desc Base Addr */
412 JME_TXDBA_HI = JME_MAC | 0x08, /* Transmit Queue Desc Base Addr */
d7699f87
GFT		 413 JME_TXQDC = JME_MAC | 0x0C, /* Transmit Queue Desc Count */
414 JME_TXNDA = JME_MAC | 0x10, /* Transmit Queue Next Desc Addr */
415 JME_TXMCS = JME_MAC | 0x14, /* Transmit MAC Control Status */
416 JME_TXPFC = JME_MAC | 0x18, /* Transmit Pause Frame Control */
417 JME_TXTRHD = JME_MAC | 0x1C, /* Transmit Timer/Retry@Half-Dup */
418
419 JME_RXCS = JME_MAC | 0x20, /* Receive Control and Status */
3bf61c55
GFT		 420 JME_RXDBA_LO = JME_MAC | 0x24, /* Receive Queue Desc Base Addr */
421 JME_RXDBA_HI = JME_MAC | 0x28, /* Receive Queue Desc Base Addr */
d7699f87
GFT		 422 JME_RXQDC = JME_MAC | 0x2C, /* Receive Queue Desc Count */
423 JME_RXNDA = JME_MAC | 0x30, /* Receive Queue Next Desc Addr */
424 JME_RXMCS = JME_MAC | 0x34, /* Receive MAC Control Status */
4330c2f2
GFT		 425 JME_RXUMA_LO = JME_MAC | 0x38, /* Receive Unicast MAC Address */
426 JME_RXUMA_HI = JME_MAC | 0x3C, /* Receive Unicast MAC Address */
3bf61c55
GFT		 427 JME_RXMCHT_LO = JME_MAC | 0x40, /* Recv Multicast Addr HashTable */
428 JME_RXMCHT_HI = JME_MAC | 0x44, /* Recv Multicast Addr HashTable */
d7699f87
GFT		 429 JME_WFODP = JME_MAC | 0x48, /* Wakeup Frame Output Data Port */
430 JME_WFOI = JME_MAC | 0x4C, /* Wakeup Frame Output Interface */
431
432 JME_SMI = JME_MAC | 0x50, /* Station Management Interface */
433 JME_GHC = JME_MAC | 0x54, /* Global Host Control */
434 JME_PMCS = JME_MAC | 0x60, /* Power Management Control/Stat */
435
436
3bf61c55 437 JME_PHY_CS = JME_PHY | 0x28, /* PHY Ctrl and Status Register */
d7699f87
GFT		 438 JME_PHY_LINK = JME_PHY | 0x30, /* PHY Link Status Register */
439 JME_SMBCSR = JME_PHY | 0x40, /* SMB Control and Status */
440
441
79ce639c 442 JME_TMCSR = JME_MISC| 0x00, /* Timer Control/Status Register */
4330c2f2
GFT		 443 JME_GPREG0 = JME_MISC| 0x08, /* General purpose REG-0 */
444 JME_GPREG1 = JME_MISC| 0x0C, /* General purpose REG-1 */
d7699f87 445 JME_IEVE = JME_MISC| 0x20, /* Interrupt Event Status */
3bf61c55 446 JME_IREQ = JME_MISC| 0x24, /* Interrupt Req Status(For Debug) */
d7699f87 447 JME_IENS = JME_MISC| 0x28, /* Interrupt Enable - Setting Port */
3bf61c55
GFT		 448 JME_IENC = JME_MISC| 0x2C, /* Interrupt Enable - Clear Port */
449 JME_PCCRX0 = JME_MISC| 0x30, /* PCC Control for RX Queue 0 */
450 JME_PCCTX = JME_MISC| 0x40, /* PCC Control for TX Queues */
4330c2f2
GFT		 451 JME_SHBA_HI = JME_MISC| 0x48, /* Shadow Register Base HI */
452 JME_SHBA_LO = JME_MISC| 0x4C, /* Shadow Register Base LO */
3bf61c55 453 JME_PCCSRX0 = JME_MISC| 0x80, /* PCC Status of RX0 */
d7699f87
GFT		 454};
455
456/*
457 * TX Control/Status Bits
458 */
459enum jme_txcs_bits {
460 TXCS_QUEUE7S = 0x00008000,
461 TXCS_QUEUE6S = 0x00004000,
462 TXCS_QUEUE5S = 0x00002000,
463 TXCS_QUEUE4S = 0x00001000,
464 TXCS_QUEUE3S = 0x00000800,
465 TXCS_QUEUE2S = 0x00000400,
466 TXCS_QUEUE1S = 0x00000200,
467 TXCS_QUEUE0S = 0x00000100,
468 TXCS_FIFOTH = 0x000000C0,
469 TXCS_DMASIZE = 0x00000030,
470 TXCS_BURST = 0x00000004,
471 TXCS_ENABLE = 0x00000001,
472};
473enum jme_txcs_value {
474 TXCS_FIFOTH_16QW = 0x000000C0,
475 TXCS_FIFOTH_12QW = 0x00000080,
476 TXCS_FIFOTH_8QW = 0x00000040,
477 TXCS_FIFOTH_4QW = 0x00000000,
478
479 TXCS_DMASIZE_64B = 0x00000000,
480 TXCS_DMASIZE_128B = 0x00000010,
481 TXCS_DMASIZE_256B = 0x00000020,
482 TXCS_DMASIZE_512B = 0x00000030,
483
484 TXCS_SELECT_QUEUE0 = 0x00000000,
485 TXCS_SELECT_QUEUE1 = 0x00010000,
486 TXCS_SELECT_QUEUE2 = 0x00020000,
487 TXCS_SELECT_QUEUE3 = 0x00030000,
488 TXCS_SELECT_QUEUE4 = 0x00040000,
489 TXCS_SELECT_QUEUE5 = 0x00050000,
490 TXCS_SELECT_QUEUE6 = 0x00060000,
491 TXCS_SELECT_QUEUE7 = 0x00070000,
492
493 TXCS_DEFAULT = TXCS_FIFOTH_4QW |
d7699f87
GFT		 494 TXCS_BURST,
495};
29bdd921 496#define JME_TX_DISABLE_TIMEOUT 10 /* 10 msec */
d7699f87
GFT		 497
498/*
499 * TX MAC Control/Status Bits
500 */
501enum jme_txmcs_bit_masks {
502 TXMCS_IFG2 = 0xC0000000,
503 TXMCS_IFG1 = 0x30000000,
504 TXMCS_TTHOLD = 0x00000300,
505 TXMCS_FBURST = 0x00000080,
506 TXMCS_CARRIEREXT = 0x00000040,
507 TXMCS_DEFER = 0x00000020,
508 TXMCS_BACKOFF = 0x00000010,
509 TXMCS_CARRIERSENSE = 0x00000008,
510 TXMCS_COLLISION = 0x00000004,
511 TXMCS_CRC = 0x00000002,
512 TXMCS_PADDING = 0x00000001,
513};
514enum jme_txmcs_values {
515 TXMCS_IFG2_6_4 = 0x00000000,
516 TXMCS_IFG2_8_5 = 0x40000000,
517 TXMCS_IFG2_10_6 = 0x80000000,
518 TXMCS_IFG2_12_7 = 0xC0000000,
519
520 TXMCS_IFG1_8_4 = 0x00000000,
521 TXMCS_IFG1_12_6 = 0x10000000,
522 TXMCS_IFG1_16_8 = 0x20000000,
523 TXMCS_IFG1_20_10 = 0x30000000,
524
525 TXMCS_TTHOLD_1_8 = 0x00000000,
526 TXMCS_TTHOLD_1_4 = 0x00000100,
527 TXMCS_TTHOLD_1_2 = 0x00000200,
528 TXMCS_TTHOLD_FULL = 0x00000300,
529
530 TXMCS_DEFAULT = TXMCS_IFG2_8_5 |
531 TXMCS_IFG1_16_8 |
532 TXMCS_TTHOLD_FULL |
533 TXMCS_DEFER |
534 TXMCS_CRC |
535 TXMCS_PADDING,
536};
537
8c198884
GFT		 538enum jme_txpfc_bits_masks {
539 TXPFC_VLAN_TAG = 0xFFFF0000,
540 TXPFC_VLAN_EN = 0x00008000,
541 TXPFC_PF_EN = 0x00000001,
542};
543
544enum jme_txtrhd_bits_masks {
545 TXTRHD_TXPEN = 0x80000000,
546 TXTRHD_TXP = 0x7FFFFF00,
547 TXTRHD_TXREN = 0x00000080,
548 TXTRHD_TXRL = 0x0000007F,
549};
550enum jme_txtrhd_shifts {
551 TXTRHD_TXP_SHIFT = 8,
552 TXTRHD_TXRL_SHIFT = 0,
553};
554
d7699f87
GFT		 555
556/*
557 * RX Control/Status Bits
558 */
4330c2f2 559enum jme_rxcs_bit_masks {
3bf61c55
GFT		 560 /* FIFO full threshold for transmitting Tx Pause Packet */
561 RXCS_FIFOTHTP = 0x30000000,
562 /* FIFO threshold for processing next packet */
563 RXCS_FIFOTHNP = 0x0C000000,
4330c2f2
GFT		 564 RXCS_DMAREQSZ = 0x03000000, /* DMA Request Size */
565 RXCS_QUEUESEL = 0x00030000, /* Queue selection */
566 RXCS_RETRYGAP = 0x0000F000, /* RX Desc full retry gap */
567 RXCS_RETRYCNT = 0x00000F00, /* RX Desc full retry counter */
568 RXCS_WAKEUP = 0x00000040, /* Enable receive wakeup packet */
569 RXCS_MAGIC = 0x00000020, /* Enable receive magic packet */
570 RXCS_SHORT = 0x00000010, /* Enable receive short packet */
571 RXCS_ABORT = 0x00000008, /* Enable receive errorr packet */
572 RXCS_QST = 0x00000004, /* Receive queue start */
573 RXCS_SUSPEND = 0x00000002,
d7699f87
GFT		 574 RXCS_ENABLE = 0x00000001,
575};
4330c2f2
GFT		 576enum jme_rxcs_values {
577 RXCS_FIFOTHTP_16T = 0x00000000,
578 RXCS_FIFOTHTP_32T = 0x10000000,
579 RXCS_FIFOTHTP_64T = 0x20000000,
580 RXCS_FIFOTHTP_128T = 0x30000000,
581
582 RXCS_FIFOTHNP_16QW = 0x00000000,
583 RXCS_FIFOTHNP_32QW = 0x04000000,
584 RXCS_FIFOTHNP_64QW = 0x08000000,
585 RXCS_FIFOTHNP_128QW = 0x0C000000,
586
587 RXCS_DMAREQSZ_16B = 0x00000000,
588 RXCS_DMAREQSZ_32B = 0x01000000,
589 RXCS_DMAREQSZ_64B = 0x02000000,
590 RXCS_DMAREQSZ_128B = 0x03000000,
591
592 RXCS_QUEUESEL_Q0 = 0x00000000,
593 RXCS_QUEUESEL_Q1 = 0x00010000,
594 RXCS_QUEUESEL_Q2 = 0x00020000,
595 RXCS_QUEUESEL_Q3 = 0x00030000,
596
597 RXCS_RETRYGAP_256ns = 0x00000000,
598 RXCS_RETRYGAP_512ns = 0x00001000,
599 RXCS_RETRYGAP_1024ns = 0x00002000,
600 RXCS_RETRYGAP_2048ns = 0x00003000,
601 RXCS_RETRYGAP_4096ns = 0x00004000,
602 RXCS_RETRYGAP_8192ns = 0x00005000,
603 RXCS_RETRYGAP_16384ns = 0x00006000,
604 RXCS_RETRYGAP_32768ns = 0x00007000,
605
606 RXCS_RETRYCNT_0 = 0x00000000,
607 RXCS_RETRYCNT_4 = 0x00000100,
608 RXCS_RETRYCNT_8 = 0x00000200,
609 RXCS_RETRYCNT_12 = 0x00000300,
610 RXCS_RETRYCNT_16 = 0x00000400,
611 RXCS_RETRYCNT_20 = 0x00000500,
612 RXCS_RETRYCNT_24 = 0x00000600,
613 RXCS_RETRYCNT_28 = 0x00000700,
614 RXCS_RETRYCNT_32 = 0x00000800,
615 RXCS_RETRYCNT_36 = 0x00000900,
616 RXCS_RETRYCNT_40 = 0x00000A00,
617 RXCS_RETRYCNT_44 = 0x00000B00,
618 RXCS_RETRYCNT_48 = 0x00000C00,
619 RXCS_RETRYCNT_52 = 0x00000D00,
620 RXCS_RETRYCNT_56 = 0x00000E00,
621 RXCS_RETRYCNT_60 = 0x00000F00,
622
623 RXCS_DEFAULT = RXCS_FIFOTHTP_128T |
79ce639c 624 RXCS_FIFOTHNP_128QW |
4330c2f2
GFT		 625 RXCS_DMAREQSZ_128B |
626 RXCS_RETRYGAP_256ns |
627 RXCS_RETRYCNT_32,
628};
29bdd921 629#define JME_RX_DISABLE_TIMEOUT 10 /* 10 msec */
d7699f87
GFT		 630
631/*
632 * RX MAC Control/Status Bits
633 */
634enum jme_rxmcs_bits {
635 RXMCS_ALLFRAME = 0x00000800,
636 RXMCS_BRDFRAME = 0x00000400,
637 RXMCS_MULFRAME = 0x00000200,
638 RXMCS_UNIFRAME = 0x00000100,
639 RXMCS_ALLMULFRAME = 0x00000080,
640 RXMCS_MULFILTERED = 0x00000040,
3bf61c55
GFT		 641 RXMCS_RXCOLLDEC = 0x00000020,
642 RXMCS_FLOWCTRL = 0x00000008,
643 RXMCS_VTAGRM = 0x00000004,
644 RXMCS_PREPAD = 0x00000002,
645 RXMCS_CHECKSUM = 0x00000001,
8c198884
GFT		 646
647 RXMCS_DEFAULT = RXMCS_VTAGRM |
648 RXMCS_PREPAD |
649 RXMCS_FLOWCTRL |
650 RXMCS_CHECKSUM,
d7699f87
GFT		 651};
652
653/*
654 * SMI Related definitions
655 */
656enum jme_smi_bit_mask
657{
658 SMI_DATA_MASK = 0xFFFF0000,
659 SMI_REG_ADDR_MASK = 0x0000F800,
660 SMI_PHY_ADDR_MASK = 0x000007C0,
661 SMI_OP_WRITE = 0x00000020,
3bf61c55
GFT		 662 /* Set to 1, after req done it'll be cleared to 0 */
663 SMI_OP_REQ = 0x00000010,
d7699f87
GFT		 664 SMI_OP_MDIO = 0x00000008, /* Software assess In/Out */
665 SMI_OP_MDOE = 0x00000004, /* Software Output Enable */
666 SMI_OP_MDC = 0x00000002, /* Software CLK Control */
667 SMI_OP_MDEN = 0x00000001, /* Software access Enable */
668};
669enum jme_smi_bit_shift
670{
671 SMI_DATA_SHIFT = 16,
672 SMI_REG_ADDR_SHIFT = 11,
673 SMI_PHY_ADDR_SHIFT = 6,
674};
675__always_inline __u32 smi_reg_addr(int x)
676{
677 return (((x) << SMI_REG_ADDR_SHIFT) & SMI_REG_ADDR_MASK);
678}
679__always_inline __u32 smi_phy_addr(int x)
680{
681 return (((x) << SMI_PHY_ADDR_SHIFT) & SMI_PHY_ADDR_MASK);
682}
683#define JME_PHY_TIMEOUT 1000 /* 1000 usec */
684
685/*
686 * Global Host Control
687 */
688enum jme_ghc_bit_mask {
689 GHC_SWRST = 0x40000000,
690 GHC_DPX = 0x00000040,
691 GHC_SPEED = 0x00000030,
692 GHC_LINK_POLL = 0x00000001,
693};
694enum jme_ghc_speed_val {
695 GHC_SPEED_10M = 0x00000010,
696 GHC_SPEED_100M = 0x00000020,
697 GHC_SPEED_1000M = 0x00000030,
698};
699
29bdd921
GFT		 700/*
701 * Power management control and status register
702 */
703enum jme_pmcs_bit_masks {
704 PMCS_WF7DET = 0x80000000,
705 PMCS_WF6DET = 0x40000000,
706 PMCS_WF5DET = 0x20000000,
707 PMCS_WF4DET = 0x10000000,
708 PMCS_WF3DET = 0x08000000,
709 PMCS_WF2DET = 0x04000000,
710 PMCS_WF1DET = 0x02000000,
711 PMCS_WF0DET = 0x01000000,
712 PMCS_LFDET = 0x00040000,
713 PMCS_LRDET = 0x00020000,
714 PMCS_MFDET = 0x00010000,
715 PMCS_WF7EN = 0x00008000,
716 PMCS_WF6EN = 0x00004000,
717 PMCS_WF5EN = 0x00002000,
718 PMCS_WF4EN = 0x00001000,
719 PMCS_WF3EN = 0x00000800,
720 PMCS_WF2EN = 0x00000400,
721 PMCS_WF1EN = 0x00000200,
722 PMCS_WF0EN = 0x00000100,
723 PMCS_LFEN = 0x00000004,
724 PMCS_LREN = 0x00000002,
725 PMCS_MFEN = 0x00000001,
726};
727
d7699f87 728/*
3bf61c55 729 * Giga PHY Status Registers
d7699f87
GFT		 730 */
731enum jme_phy_link_bit_mask {
732 PHY_LINK_SPEED_MASK = 0x0000C000,
733 PHY_LINK_DUPLEX = 0x00002000,
734 PHY_LINK_SPEEDDPU_RESOLVED = 0x00000800,
735 PHY_LINK_UP = 0x00000400,
736 PHY_LINK_AUTONEG_COMPLETE = 0x00000200,
fcf45b4c 737 PHY_LINK_MDI_STAT = 0x00000040,
d7699f87
GFT		 738};
739enum jme_phy_link_speed_val {
740 PHY_LINK_SPEED_10M = 0x00000000,
741 PHY_LINK_SPEED_100M = 0x00004000,
742 PHY_LINK_SPEED_1000M = 0x00008000,
743};
fcf45b4c 744#define JME_SPDRSV_TIMEOUT 500 /* 500 us */
d7699f87
GFT		 745
746/*
747 * SMB Control and Status
748 */
79ce639c 749enum jme_smbcsr_bit_mask {
d7699f87
GFT		 750 SMBCSR_CNACK = 0x00020000,
751 SMBCSR_RELOAD = 0x00010000,
752 SMBCSR_EEPROMD = 0x00000020,
753};
754#define JME_SMB_TIMEOUT 10 /* 10 msec */
755
79ce639c
GFT		 756/*
757 * Timer Control/Status Register
758 */
759enum jme_tmcsr_bit_masks {
760 TMCSR_SWIT = 0x80000000,
761 TMCSR_EN = 0x01000000,
762 TMCSR_CNT = 0x00FFFFFF,
763};
764
d7699f87 765
4330c2f2
GFT		 766/*
767 * General Purpost REG-0
768 */
769enum jme_gpreg0_masks {
3bf61c55
GFT		 770 GPREG0_DISSH = 0xFF000000,
771 GPREG0_PCIRLMT = 0x00300000,
772 GPREG0_PCCNOMUTCLR = 0x00040000,
773 GPREG0_PCCTMR = 0x00000300,
774 GPREG0_PHYADDR = 0x0000001F,
4330c2f2
GFT		 775};
776enum jme_gpreg0_vals {
777 GPREG0_DISSH_DW7 = 0x80000000,
778 GPREG0_DISSH_DW6 = 0x40000000,
779 GPREG0_DISSH_DW5 = 0x20000000,
780 GPREG0_DISSH_DW4 = 0x10000000,
781 GPREG0_DISSH_DW3 = 0x08000000,
782 GPREG0_DISSH_DW2 = 0x04000000,
783 GPREG0_DISSH_DW1 = 0x02000000,
784 GPREG0_DISSH_DW0 = 0x01000000,
785 GPREG0_DISSH_ALL = 0xFF000000,
786
787 GPREG0_PCIRLMT_8 = 0x00000000,
788 GPREG0_PCIRLMT_6 = 0x00100000,
789 GPREG0_PCIRLMT_5 = 0x00200000,
790 GPREG0_PCIRLMT_4 = 0x00300000,
791
792 GPREG0_PCCTMR_16ns = 0x00000000,
3bf61c55
GFT		 793 GPREG0_PCCTMR_256ns = 0x00000100,
794 GPREG0_PCCTMR_1us = 0x00000200,
795 GPREG0_PCCTMR_1ms = 0x00000300,
4330c2f2
GFT		 796
797 GPREG0_PHYADDR_1 = 0x00000001,
798
799 GPREG0_DEFAULT = GPREG0_PCIRLMT_4 |
3bf61c55
GFT		 800 GPREG0_PCCNOMUTCLR |
801 GPREG0_PCCTMR_1us |
802 GPREG0_PHYADDR_1,
4330c2f2
GFT		 803};
804
d7699f87
GFT		 805/*
806 * Interrupt Status Bits
807 */
808enum jme_interrupt_bits
809{
810 INTR_SWINTR = 0x80000000,
811 INTR_TMINTR = 0x40000000,
812 INTR_LINKCH = 0x20000000,
813 INTR_PAUSERCV = 0x10000000,
814 INTR_MAGICRCV = 0x08000000,
815 INTR_WAKERCV = 0x04000000,
816 INTR_PCCRX0TO = 0x02000000,
817 INTR_PCCRX1TO = 0x01000000,
818 INTR_PCCRX2TO = 0x00800000,
819 INTR_PCCRX3TO = 0x00400000,
820 INTR_PCCTXTO = 0x00200000,
821 INTR_PCCRX0 = 0x00100000,
822 INTR_PCCRX1 = 0x00080000,
823 INTR_PCCRX2 = 0x00040000,
824 INTR_PCCRX3 = 0x00020000,
825 INTR_PCCTX = 0x00010000,
826 INTR_RX3EMP = 0x00008000,
827 INTR_RX2EMP = 0x00004000,
828 INTR_RX1EMP = 0x00002000,
829 INTR_RX0EMP = 0x00001000,
830 INTR_RX3 = 0x00000800,
831 INTR_RX2 = 0x00000400,
832 INTR_RX1 = 0x00000200,
833 INTR_RX0 = 0x00000100,
834 INTR_TX7 = 0x00000080,
835 INTR_TX6 = 0x00000040,
836 INTR_TX5 = 0x00000020,
837 INTR_TX4 = 0x00000010,
838 INTR_TX3 = 0x00000008,
839 INTR_TX2 = 0x00000004,
840 INTR_TX1 = 0x00000002,
841 INTR_TX0 = 0x00000001,
842};
79ce639c
GFT		 843static const __u32 INTR_ENABLE = INTR_SWINTR |
844 INTR_TMINTR |
845 INTR_LINKCH |
d7699f87 846 INTR_RX0EMP |
3bf61c55
GFT		 847 INTR_PCCRX0TO |
848 INTR_PCCRX0 |
849 INTR_PCCTXTO |
850 INTR_PCCTX;
851
852/*
853 * PCC Control Registers
854 */
855enum jme_pccrx_masks {
856 PCCRXTO_MASK = 0xFFFF0000,
857 PCCRX_MASK = 0x0000FF00,
858};
859enum jme_pcctx_masks {
860 PCCTXTO_MASK = 0xFFFF0000,
861 PCCTX_MASK = 0x0000FF00,
862 PCCTX_QS_MASK = 0x000000FF,
863};
864enum jme_pccrx_shifts {
865 PCCRXTO_SHIFT = 16,
866 PCCRX_SHIFT = 8,
867};
868enum jme_pcctx_shifts {
869 PCCTXTO_SHIFT = 16,
870 PCCTX_SHIFT = 8,
871};
872enum jme_pcctx_bits {
873 PCCTXQ0_EN = 0x00000001,
874 PCCTXQ1_EN = 0x00000002,
875 PCCTXQ2_EN = 0x00000004,
876 PCCTXQ3_EN = 0x00000008,
877 PCCTXQ4_EN = 0x00000010,
878 PCCTXQ5_EN = 0x00000020,
879 PCCTXQ6_EN = 0x00000040,
880 PCCTXQ7_EN = 0x00000080,
881};
882
d7699f87 883
4330c2f2
GFT		 884/*
885 * Shadow base address register bits
886 */
887enum jme_shadow_base_address_bits {
888 SHBA_POSTEN = 0x1,
889};
890
d7699f87
GFT		 891/*
892 * Read/Write MMaped I/O Registers
893 */
894__always_inline __u32 jread32(struct jme_adapter *jme, __u32 reg)
895{
79ce639c 896 return le32_to_cpu(readl((__u8*)jme->regs + reg));
d7699f87
GFT		 897}
898__always_inline void jwrite32(struct jme_adapter *jme, __u32 reg, __u32 val)
899{
79ce639c 900 writel(cpu_to_le32(val), (__u8*)jme->regs + reg);
d7699f87
GFT		 901}
902__always_inline void jwrite32f(struct jme_adapter *jme, __u32 reg, __u32 val)
903{
904 /*
905 * Read after write should cause flush
906 */
79ce639c
GFT		 907 writel(cpu_to_le32(val), (__u8*)jme->regs + reg);
908 readl((__u8*)jme->regs + reg);
d7699f87
GFT		 909}
910
911/*
912 * Function prototypes for ethtool
913 */
914static void jme_get_drvinfo(struct net_device *netdev,
915 struct ethtool_drvinfo *info);
916static int jme_get_settings(struct net_device *netdev,
917 struct ethtool_cmd *ecmd);
918static int jme_set_settings(struct net_device *netdev,
919 struct ethtool_cmd *ecmd);
920static u32 jme_get_link(struct net_device *netdev);
921
922
923/*
924 * Function prototypes for netdev
925 */
926static int jme_open(struct net_device *netdev);
927static int jme_close(struct net_device *netdev);
928static int jme_start_xmit(struct sk_buff *skb, struct net_device *netdev);
929static int jme_set_macaddr(struct net_device *netdev, void *p);
930static void jme_set_multi(struct net_device *netdev);
931
fcf45b4c 932
JMicron Ethernet Linux driver