]> bbs.cooldavid.org Git - net-next-2.6.git/blob - drivers/gpu/drm/nouveau/nv50_sor.c
45a617df6e39004af344ed0da3401ce53c20b9e4
[net-next-2.6.git] / drivers / gpu / drm / nouveau / nv50_sor.c
1 /*
2  * Copyright (C) 2008 Maarten Maathuis.
3  * All Rights Reserved.
4  *
5  * Permission is hereby granted, free of charge, to any person obtaining
6  * a copy of this software and associated documentation files (the
7  * "Software"), to deal in the Software without restriction, including
8  * without limitation the rights to use, copy, modify, merge, publish,
9  * distribute, sublicense, and/or sell copies of the Software, and to
10  * permit persons to whom the Software is furnished to do so, subject to
11  * the following conditions:
12  *
13  * The above copyright notice and this permission notice (including the
14  * next paragraph) shall be included in all copies or substantial
15  * portions of the Software.
16  *
17  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
18  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
19  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
20  * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
21  * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
22  * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
23  * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
24  *
25  */
26
27 #include "drmP.h"
28 #include "drm_crtc_helper.h"
29
30 #define NOUVEAU_DMA_DEBUG (nouveau_reg_debug & NOUVEAU_REG_DEBUG_EVO)
31 #include "nouveau_reg.h"
32 #include "nouveau_drv.h"
33 #include "nouveau_dma.h"
34 #include "nouveau_encoder.h"
35 #include "nouveau_connector.h"
36 #include "nouveau_crtc.h"
37 #include "nv50_display.h"
38
39 static void
40 nv50_sor_disconnect(struct drm_encoder *encoder)
41 {
42         struct nouveau_encoder *nv_encoder = nouveau_encoder(encoder);
43         struct drm_device *dev = encoder->dev;
44         struct drm_nouveau_private *dev_priv = dev->dev_private;
45         struct nouveau_channel *evo = dev_priv->evo;
46         int ret;
47
48         if (!nv_encoder->crtc)
49                 return;
50         nv50_crtc_blank(nouveau_crtc(nv_encoder->crtc), true);
51
52         NV_DEBUG_KMS(dev, "Disconnecting SOR %d\n", nv_encoder->or);
53
54         ret = RING_SPACE(evo, 4);
55         if (ret) {
56                 NV_ERROR(dev, "no space while disconnecting SOR\n");
57                 return;
58         }
59         BEGIN_RING(evo, 0, NV50_EVO_SOR(nv_encoder->or, MODE_CTRL), 1);
60         OUT_RING  (evo, 0);
61         BEGIN_RING(evo, 0, NV50_EVO_UPDATE, 1);
62         OUT_RING  (evo, 0);
63
64         nv_encoder->crtc = NULL;
65         nv_encoder->last_dpms = DRM_MODE_DPMS_OFF;
66 }
67
68 static void
69 nv50_sor_dpms(struct drm_encoder *encoder, int mode)
70 {
71         struct drm_device *dev = encoder->dev;
72         struct nouveau_encoder *nv_encoder = nouveau_encoder(encoder);
73         struct drm_encoder *enc;
74         uint32_t val;
75         int or = nv_encoder->or;
76
77         NV_DEBUG_KMS(dev, "or %d type %d mode %d\n", or, nv_encoder->dcb->type, mode);
78
79         nv_encoder->last_dpms = mode;
80         list_for_each_entry(enc, &dev->mode_config.encoder_list, head) {
81                 struct nouveau_encoder *nvenc = nouveau_encoder(enc);
82
83                 if (nvenc == nv_encoder ||
84                     (nvenc->dcb->type != OUTPUT_TMDS &&
85                      nvenc->dcb->type != OUTPUT_LVDS &&
86                      nvenc->dcb->type != OUTPUT_DP) ||
87                     nvenc->dcb->or != nv_encoder->dcb->or)
88                         continue;
89
90                 if (nvenc->last_dpms == DRM_MODE_DPMS_ON)
91                         return;
92         }
93
94         /* wait for it to be done */
95         if (!nv_wait(NV50_PDISPLAY_SOR_DPMS_CTRL(or),
96                      NV50_PDISPLAY_SOR_DPMS_CTRL_PENDING, 0)) {
97                 NV_ERROR(dev, "timeout: SOR_DPMS_CTRL_PENDING(%d) == 0\n", or);
98                 NV_ERROR(dev, "SOR_DPMS_CTRL(%d) = 0x%08x\n", or,
99                          nv_rd32(dev, NV50_PDISPLAY_SOR_DPMS_CTRL(or)));
100         }
101
102         val = nv_rd32(dev, NV50_PDISPLAY_SOR_DPMS_CTRL(or));
103
104         if (mode == DRM_MODE_DPMS_ON)
105                 val |= NV50_PDISPLAY_SOR_DPMS_CTRL_ON;
106         else
107                 val &= ~NV50_PDISPLAY_SOR_DPMS_CTRL_ON;
108
109         nv_wr32(dev, NV50_PDISPLAY_SOR_DPMS_CTRL(or), val |
110                 NV50_PDISPLAY_SOR_DPMS_CTRL_PENDING);
111         if (!nv_wait(NV50_PDISPLAY_SOR_DPMS_STATE(or),
112                      NV50_PDISPLAY_SOR_DPMS_STATE_WAIT, 0)) {
113                 NV_ERROR(dev, "timeout: SOR_DPMS_STATE_WAIT(%d) == 0\n", or);
114                 NV_ERROR(dev, "SOR_DPMS_STATE(%d) = 0x%08x\n", or,
115                          nv_rd32(dev, NV50_PDISPLAY_SOR_DPMS_STATE(or)));
116         }
117
118         if (nv_encoder->dcb->type == OUTPUT_DP && mode == DRM_MODE_DPMS_ON)
119                 nouveau_dp_link_train(encoder);
120 }
121
122 static void
123 nv50_sor_save(struct drm_encoder *encoder)
124 {
125         NV_ERROR(encoder->dev, "!!\n");
126 }
127
128 static void
129 nv50_sor_restore(struct drm_encoder *encoder)
130 {
131         NV_ERROR(encoder->dev, "!!\n");
132 }
133
134 static bool
135 nv50_sor_mode_fixup(struct drm_encoder *encoder, struct drm_display_mode *mode,
136                     struct drm_display_mode *adjusted_mode)
137 {
138         struct nouveau_encoder *nv_encoder = nouveau_encoder(encoder);
139         struct nouveau_connector *connector;
140
141         NV_DEBUG_KMS(encoder->dev, "or %d\n", nv_encoder->or);
142
143         connector = nouveau_encoder_connector_get(nv_encoder);
144         if (!connector) {
145                 NV_ERROR(encoder->dev, "Encoder has no connector\n");
146                 return false;
147         }
148
149         if (connector->scaling_mode != DRM_MODE_SCALE_NONE &&
150              connector->native_mode) {
151                 int id = adjusted_mode->base.id;
152                 *adjusted_mode = *connector->native_mode;
153                 adjusted_mode->base.id = id;
154         }
155
156         return true;
157 }
158
159 static void
160 nv50_sor_prepare(struct drm_encoder *encoder)
161 {
162 }
163
164 static void
165 nv50_sor_commit(struct drm_encoder *encoder)
166 {
167 }
168
169 static void
170 nv50_sor_mode_set(struct drm_encoder *encoder, struct drm_display_mode *mode,
171                   struct drm_display_mode *adjusted_mode)
172 {
173         struct drm_nouveau_private *dev_priv = encoder->dev->dev_private;
174         struct nouveau_channel *evo = dev_priv->evo;
175         struct nouveau_encoder *nv_encoder = nouveau_encoder(encoder);
176         struct drm_device *dev = encoder->dev;
177         struct nouveau_crtc *crtc = nouveau_crtc(encoder->crtc);
178         uint32_t mode_ctl = 0;
179         int ret;
180
181         NV_DEBUG_KMS(dev, "or %d type %d -> crtc %d\n",
182                      nv_encoder->or, nv_encoder->dcb->type, crtc->index);
183
184         nv50_sor_dpms(encoder, DRM_MODE_DPMS_ON);
185
186         switch (nv_encoder->dcb->type) {
187         case OUTPUT_TMDS:
188                 if (nv_encoder->dcb->sorconf.link & 1) {
189                         if (adjusted_mode->clock < 165000)
190                                 mode_ctl = 0x0100;
191                         else
192                                 mode_ctl = 0x0500;
193                 } else
194                         mode_ctl = 0x0200;
195                 break;
196         case OUTPUT_DP:
197                 mode_ctl |= (nv_encoder->dp.mc_unknown << 16);
198                 if (nv_encoder->dcb->sorconf.link & 1)
199                         mode_ctl |= 0x00000800;
200                 else
201                         mode_ctl |= 0x00000900;
202                 break;
203         default:
204                 break;
205         }
206
207         if (crtc->index == 1)
208                 mode_ctl |= NV50_EVO_SOR_MODE_CTRL_CRTC1;
209         else
210                 mode_ctl |= NV50_EVO_SOR_MODE_CTRL_CRTC0;
211
212         if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
213                 mode_ctl |= NV50_EVO_SOR_MODE_CTRL_NHSYNC;
214
215         if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
216                 mode_ctl |= NV50_EVO_SOR_MODE_CTRL_NVSYNC;
217
218         ret = RING_SPACE(evo, 2);
219         if (ret) {
220                 NV_ERROR(dev, "no space while connecting SOR\n");
221                 return;
222         }
223         BEGIN_RING(evo, 0, NV50_EVO_SOR(nv_encoder->or, MODE_CTRL), 1);
224         OUT_RING(evo, mode_ctl);
225
226         nv_encoder->crtc = encoder->crtc;
227 }
228
229 static struct drm_crtc *
230 nv50_sor_crtc_get(struct drm_encoder *encoder)
231 {
232         return nouveau_encoder(encoder)->crtc;
233 }
234
235 static const struct drm_encoder_helper_funcs nv50_sor_helper_funcs = {
236         .dpms = nv50_sor_dpms,
237         .save = nv50_sor_save,
238         .restore = nv50_sor_restore,
239         .mode_fixup = nv50_sor_mode_fixup,
240         .prepare = nv50_sor_prepare,
241         .commit = nv50_sor_commit,
242         .mode_set = nv50_sor_mode_set,
243         .get_crtc = nv50_sor_crtc_get,
244         .detect = NULL,
245         .disable = nv50_sor_disconnect
246 };
247
248 static void
249 nv50_sor_destroy(struct drm_encoder *encoder)
250 {
251         struct nouveau_encoder *nv_encoder = nouveau_encoder(encoder);
252
253         if (!encoder)
254                 return;
255
256         NV_DEBUG_KMS(encoder->dev, "\n");
257
258         drm_encoder_cleanup(encoder);
259
260         kfree(nv_encoder);
261 }
262
263 static const struct drm_encoder_funcs nv50_sor_encoder_funcs = {
264         .destroy = nv50_sor_destroy,
265 };
266
267 int
268 nv50_sor_create(struct drm_connector *connector, struct dcb_entry *entry)
269 {
270         struct nouveau_encoder *nv_encoder = NULL;
271         struct drm_device *dev = connector->dev;
272         struct drm_encoder *encoder;
273         int type;
274
275         NV_DEBUG_KMS(dev, "\n");
276
277         switch (entry->type) {
278         case OUTPUT_TMDS:
279         case OUTPUT_DP:
280                 type = DRM_MODE_ENCODER_TMDS;
281                 break;
282         case OUTPUT_LVDS:
283                 type = DRM_MODE_ENCODER_LVDS;
284                 break;
285         default:
286                 return -EINVAL;
287         }
288
289         nv_encoder = kzalloc(sizeof(*nv_encoder), GFP_KERNEL);
290         if (!nv_encoder)
291                 return -ENOMEM;
292         encoder = to_drm_encoder(nv_encoder);
293
294         nv_encoder->dcb = entry;
295         nv_encoder->or = ffs(entry->or) - 1;
296         nv_encoder->last_dpms = DRM_MODE_DPMS_OFF;
297
298         drm_encoder_init(dev, encoder, &nv50_sor_encoder_funcs, type);
299         drm_encoder_helper_add(encoder, &nv50_sor_helper_funcs);
300
301         encoder->possible_crtcs = entry->heads;
302         encoder->possible_clones = 0;
303
304         if (nv_encoder->dcb->type == OUTPUT_DP) {
305                 int or = nv_encoder->or, link = !(entry->dpconf.sor.link & 1);
306                 uint32_t tmp;
307
308                 tmp = nv_rd32(dev, 0x61c700 + (or * 0x800));
309
310                 switch ((tmp & 0x00000f00) >> 8) {
311                 case 8:
312                 case 9:
313                         nv_encoder->dp.mc_unknown = (tmp & 0x000f0000) >> 16;
314                         tmp = nv_rd32(dev, NV50_SOR_DP_CTRL(or, link));
315                         nv_encoder->dp.unk0 = tmp & 0x000001fc;
316                         tmp = nv_rd32(dev, NV50_SOR_DP_UNK128(or, link));
317                         nv_encoder->dp.unk1 = tmp & 0x010f7f3f;
318                         break;
319                 default:
320                         break;
321                 }
322
323                 if (!nv_encoder->dp.mc_unknown)
324                         nv_encoder->dp.mc_unknown = 5;
325         }
326
327         drm_mode_connector_attach_encoder(connector, encoder);
328         return 0;
329 }