]> bbs.cooldavid.org Git - net-next-2.6.git/blame - kernel/irq/handle.c
IRQ: Typedef the IRQ handler function type
[net-next-2.6.git] / kernel / irq / handle.c
CommitLineData
1da177e4
LT
1/*
2 * linux/kernel/irq/handle.c
3 *
a34db9b2
IM
4 * Copyright (C) 1992, 1998-2006 Linus Torvalds, Ingo Molnar
5 * Copyright (C) 2005-2006, Thomas Gleixner, Russell King
1da177e4
LT
6 *
7 * This file contains the core interrupt handling code.
a34db9b2
IM
8 *
9 * Detailed information is available in Documentation/DocBook/genericirq
10 *
1da177e4
LT
11 */
12
13#include <linux/irq.h>
14#include <linux/module.h>
15#include <linux/random.h>
16#include <linux/interrupt.h>
17#include <linux/kernel_stat.h>
18
19#include "internals.h"
20
6a6de9ef
TG
21/**
22 * handle_bad_irq - handle spurious and unhandled irqs
43a1dd50
HK
23 * @irq: the interrupt number
24 * @desc: description of the interrupt
25 * @regs: pointer to a register structure
26 *
27 * Handles spurious and unhandled IRQ's. It also prints a debugmessage.
6a6de9ef
TG
28 */
29void fastcall
30handle_bad_irq(unsigned int irq, struct irq_desc *desc, struct pt_regs *regs)
31{
43f77759 32 print_irq_desc(irq, desc);
6a6de9ef
TG
33 kstat_this_cpu.irqs[irq]++;
34 ack_bad_irq(irq);
35}
36
1da177e4
LT
37/*
38 * Linux has a controller-independent interrupt architecture.
39 * Every controller has a 'controller-template', that is used
40 * by the main code to do the right thing. Each driver-visible
06fcb0c6 41 * interrupt source is transparently wired to the appropriate
1da177e4
LT
42 * controller. Thus drivers need not be aware of the
43 * interrupt-controller.
44 *
45 * The code is designed to be easily extended with new/different
46 * interrupt controllers, without having to do assembly magic or
47 * having to touch the generic code.
48 *
49 * Controller mappings for all interrupt sources:
50 */
34ffdb72 51struct irq_desc irq_desc[NR_IRQS] __cacheline_aligned = {
1da177e4 52 [0 ... NR_IRQS-1] = {
4f167fb4 53 .status = IRQ_DISABLED,
f1c2662c 54 .chip = &no_irq_chip,
7a55713a 55 .handle_irq = handle_bad_irq,
94d39e1f 56 .depth = 1,
a53da52f
IM
57 .lock = SPIN_LOCK_UNLOCKED,
58#ifdef CONFIG_SMP
59 .affinity = CPU_MASK_ALL
60#endif
1da177e4
LT
61 }
62};
63
64/*
77a5afec
IM
65 * What should we do if we get a hw irq event on an illegal vector?
66 * Each architecture has to answer this themself.
1da177e4 67 */
77a5afec 68static void ack_bad(unsigned int irq)
1da177e4 69{
43f77759 70 print_irq_desc(irq, irq_desc + irq);
1da177e4
LT
71 ack_bad_irq(irq);
72}
73
77a5afec
IM
74/*
75 * NOP functions
76 */
77static void noop(unsigned int irq)
78{
79}
80
81static unsigned int noop_ret(unsigned int irq)
82{
83 return 0;
84}
85
86/*
87 * Generic no controller implementation
88 */
f1c2662c
IM
89struct irq_chip no_irq_chip = {
90 .name = "none",
77a5afec
IM
91 .startup = noop_ret,
92 .shutdown = noop,
93 .enable = noop,
94 .disable = noop,
95 .ack = ack_bad,
96 .end = noop,
1da177e4
LT
97};
98
f8b5473f
TG
99/*
100 * Generic dummy implementation which can be used for
101 * real dumb interrupt sources
102 */
103struct irq_chip dummy_irq_chip = {
104 .name = "dummy",
105 .startup = noop_ret,
106 .shutdown = noop,
107 .enable = noop,
108 .disable = noop,
109 .ack = noop,
110 .mask = noop,
111 .unmask = noop,
112 .end = noop,
113};
114
1da177e4
LT
115/*
116 * Special, empty irq handler:
117 */
118irqreturn_t no_action(int cpl, void *dev_id, struct pt_regs *regs)
119{
120 return IRQ_NONE;
121}
122
8d28bc75
IM
123/**
124 * handle_IRQ_event - irq action chain handler
125 * @irq: the interrupt number
126 * @regs: pointer to a register structure
127 * @action: the interrupt action chain for this irq
128 *
129 * Handles the action chain of an irq event
1da177e4 130 */
2e60bbb6
IM
131irqreturn_t handle_IRQ_event(unsigned int irq, struct pt_regs *regs,
132 struct irqaction *action)
1da177e4 133{
908dcecd
JB
134 irqreturn_t ret, retval = IRQ_NONE;
135 unsigned int status = 0;
1da177e4 136
d061daa0 137 handle_dynamic_tick(action);
a2166abd 138
3cca53b0 139 if (!(action->flags & IRQF_DISABLED))
366c7f55 140 local_irq_enable_in_hardirq();
1da177e4
LT
141
142 do {
143 ret = action->handler(irq, action->dev_id, regs);
144 if (ret == IRQ_HANDLED)
145 status |= action->flags;
146 retval |= ret;
147 action = action->next;
148 } while (action);
149
3cca53b0 150 if (status & IRQF_SAMPLE_RANDOM)
1da177e4
LT
151 add_interrupt_randomness(irq);
152 local_irq_disable();
153
154 return retval;
155}
156
af8c65b5 157#ifndef CONFIG_GENERIC_HARDIRQS_NO__DO_IRQ
8d28bc75
IM
158/**
159 * __do_IRQ - original all in one highlevel IRQ handler
160 * @irq: the interrupt number
161 * @regs: pointer to a register structure
162 *
163 * __do_IRQ handles all normal device IRQ's (the special
1da177e4
LT
164 * SMP cross-CPU interrupts have their own specific
165 * handlers).
8d28bc75
IM
166 *
167 * This is the original x86 implementation which is used for every
168 * interrupt type.
1da177e4
LT
169 */
170fastcall unsigned int __do_IRQ(unsigned int irq, struct pt_regs *regs)
171{
34ffdb72 172 struct irq_desc *desc = irq_desc + irq;
06fcb0c6 173 struct irqaction *action;
1da177e4
LT
174 unsigned int status;
175
176 kstat_this_cpu.irqs[irq]++;
f26fdd59 177 if (CHECK_IRQ_PER_CPU(desc->status)) {
1da177e4
LT
178 irqreturn_t action_ret;
179
180 /*
181 * No locking required for CPU-local interrupts:
182 */
d1bef4ed
IM
183 if (desc->chip->ack)
184 desc->chip->ack(irq);
1da177e4 185 action_ret = handle_IRQ_event(irq, regs, desc->action);
d1bef4ed 186 desc->chip->end(irq);
1da177e4
LT
187 return 1;
188 }
189
190 spin_lock(&desc->lock);
d1bef4ed
IM
191 if (desc->chip->ack)
192 desc->chip->ack(irq);
1da177e4
LT
193 /*
194 * REPLAY is when Linux resends an IRQ that was dropped earlier
195 * WAITING is used by probe to mark irqs that are being tested
196 */
197 status = desc->status & ~(IRQ_REPLAY | IRQ_WAITING);
198 status |= IRQ_PENDING; /* we _want_ to handle it */
199
200 /*
201 * If the IRQ is disabled for whatever reason, we cannot
202 * use the action we have.
203 */
204 action = NULL;
205 if (likely(!(status & (IRQ_DISABLED | IRQ_INPROGRESS)))) {
206 action = desc->action;
207 status &= ~IRQ_PENDING; /* we commit to handling */
208 status |= IRQ_INPROGRESS; /* we are handling it */
209 }
210 desc->status = status;
211
212 /*
213 * If there is no IRQ handler or it was disabled, exit early.
214 * Since we set PENDING, if another processor is handling
215 * a different instance of this same irq, the other processor
216 * will take care of it.
217 */
218 if (unlikely(!action))
219 goto out;
220
221 /*
222 * Edge triggered interrupts need to remember
223 * pending events.
224 * This applies to any hw interrupts that allow a second
225 * instance of the same irq to arrive while we are in do_IRQ
226 * or in the handler. But the code here only handles the _second_
227 * instance of the irq, not the third or fourth. So it is mostly
228 * useful for irq hardware that does not mask cleanly in an
229 * SMP environment.
230 */
231 for (;;) {
232 irqreturn_t action_ret;
233
234 spin_unlock(&desc->lock);
235
236 action_ret = handle_IRQ_event(irq, regs, action);
237
238 spin_lock(&desc->lock);
239 if (!noirqdebug)
200803df 240 note_interrupt(irq, desc, action_ret, regs);
1da177e4
LT
241 if (likely(!(desc->status & IRQ_PENDING)))
242 break;
243 desc->status &= ~IRQ_PENDING;
244 }
245 desc->status &= ~IRQ_INPROGRESS;
246
247out:
248 /*
249 * The ->end() handler has to deal with interrupts which got
250 * disabled while the handler was running.
251 */
d1bef4ed 252 desc->chip->end(irq);
1da177e4
LT
253 spin_unlock(&desc->lock);
254
255 return 1;
256}
af8c65b5 257#endif
1da177e4 258
243c7621
IM
259#ifdef CONFIG_TRACE_IRQFLAGS
260
261/*
262 * lockdep: we want to handle all irq_desc locks as a single lock-class:
263 */
264static struct lock_class_key irq_desc_lock_class;
265
266void early_init_irq_lock_class(void)
267{
268 int i;
269
270 for (i = 0; i < NR_IRQS; i++)
271 lockdep_set_class(&irq_desc[i].lock, &irq_desc_lock_class);
272}
273
274#endif