]> bbs.cooldavid.org Git - net-next-2.6.git/blame - include/sound/asound.h
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
8139cp: fix checksum broken
[net-next-2.6.git] / include / sound / asound.h
CommitLineData
1da177e4
LT		 1/*
2 * Advanced Linux Sound Architecture - ALSA - Driver
c1017a4c 3 * Copyright (c) 1994-2003 by Jaroslav Kysela <perex@perex.cz>,
1da177e4
LT		 4 * Abramo Bagnara <abramo@alsa-project.org>
5 *
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
20 *
21 */
22
23#ifndef __SOUND_ASOUND_H
24#define __SOUND_ASOUND_H
25
9adfbfb6
AB		 26#include <linux/types.h>
27
1da177e4 28#ifdef __KERNEL__
6560c349 29#include <linux/ioctl.h>
1da177e4
LT		 30#include <linux/time.h>
31#include <asm/byteorder.h>
32
33#ifdef __LITTLE_ENDIAN
34#define SNDRV_LITTLE_ENDIAN
35#else
36#ifdef __BIG_ENDIAN
37#define SNDRV_BIG_ENDIAN
38#else
39#error "Unsupported endian..."
40#endif
41#endif
42
6560c349 43#endif /* __KERNEL__ **/
1da177e4
LT		 44
45/*
46 * protocol version
47 */
48
49#define SNDRV_PROTOCOL_VERSION(major, minor, subminor) (((major)<<16)|((minor)<<8)|(subminor))
50#define SNDRV_PROTOCOL_MAJOR(version) (((version)>>16)&0xffff)
51#define SNDRV_PROTOCOL_MINOR(version) (((version)>>8)&0xff)
52#define SNDRV_PROTOCOL_MICRO(version) ((version)&0xff)
53#define SNDRV_PROTOCOL_INCOMPATIBLE(kversion, uversion) \
54 (SNDRV_PROTOCOL_MAJOR(kversion) != SNDRV_PROTOCOL_MAJOR(uversion) || \
55 (SNDRV_PROTOCOL_MAJOR(kversion) == SNDRV_PROTOCOL_MAJOR(uversion) && \
56 SNDRV_PROTOCOL_MINOR(kversion) != SNDRV_PROTOCOL_MINOR(uversion)))
57
58/****************************************************************************
59 * *
60 * Digital audio interface *
61 * *
62 ****************************************************************************/
63
512bbd6a 64struct snd_aes_iec958 {
1da177e4
LT		 65 unsigned char status[24]; /* AES/IEC958 channel status bits */
66 unsigned char subcode[147]; /* AES/IEC958 subcode bits */
67 unsigned char pad; /* nothing */
68 unsigned char dig_subframe[4]; /* AES/IEC958 subframe bits */
69};
70
71/****************************************************************************
72 * *
73 * Section for driver hardware dependent interface - /dev/snd/hw? *
74 * *
75 ****************************************************************************/
76
77#define SNDRV_HWDEP_VERSION SNDRV_PROTOCOL_VERSION(1, 0, 1)
78
512bbd6a 79enum {
1da177e4
LT		 80 SNDRV_HWDEP_IFACE_OPL2 = 0,
81 SNDRV_HWDEP_IFACE_OPL3,
82 SNDRV_HWDEP_IFACE_OPL4,
83 SNDRV_HWDEP_IFACE_SB16CSP, /* Creative Signal Processor */
84 SNDRV_HWDEP_IFACE_EMU10K1, /* FX8010 processor in EMU10K1 chip */
85 SNDRV_HWDEP_IFACE_YSS225, /* Yamaha FX processor */
86 SNDRV_HWDEP_IFACE_ICS2115, /* Wavetable synth */
87 SNDRV_HWDEP_IFACE_SSCAPE, /* Ensoniq SoundScape ISA card (MC68EC000) */
88 SNDRV_HWDEP_IFACE_VX, /* Digigram VX cards */
89 SNDRV_HWDEP_IFACE_MIXART, /* Digigram miXart cards */
90 SNDRV_HWDEP_IFACE_USX2Y, /* Tascam US122, US224 & US428 usb */
91 SNDRV_HWDEP_IFACE_EMUX_WAVETABLE, /* EmuX wavetable */
92 SNDRV_HWDEP_IFACE_BLUETOOTH, /* Bluetooth audio */
93 SNDRV_HWDEP_IFACE_USX2Y_PCM, /* Tascam US122, US224 & US428 rawusb pcm */
94 SNDRV_HWDEP_IFACE_PCXHR, /* Digigram PCXHR */
b259b10c 95 SNDRV_HWDEP_IFACE_SB_RC, /* SB Extigy/Audigy2NX remote control */
2807314d 96 SNDRV_HWDEP_IFACE_HDA, /* HD-audio */
030a07e4 97 SNDRV_HWDEP_IFACE_USB_STREAM, /* direct access to usb stream */
1da177e4
LT		 98
99 /* Don't forget to change the following: */
030a07e4 100 SNDRV_HWDEP_IFACE_LAST = SNDRV_HWDEP_IFACE_USB_STREAM
1da177e4
LT		 101};
102
512bbd6a 103struct snd_hwdep_info {
1da177e4
LT		 104 unsigned int device; /* WR: device number */
105 int card; /* R: card number */
106 unsigned char id[64]; /* ID (user selectable) */
107 unsigned char name[80]; /* hwdep name */
512bbd6a 108 int iface; /* hwdep interface */
1da177e4
LT		 109 unsigned char reserved[64]; /* reserved for future */
110};
111
112/* generic DSP loader */
512bbd6a 113struct snd_hwdep_dsp_status {
1da177e4
LT		 114 unsigned int version; /* R: driver-specific version */
115 unsigned char id[32]; /* R: driver-specific ID string */
116 unsigned int num_dsps; /* R: number of DSP images to transfer */
117 unsigned int dsp_loaded; /* R: bit flags indicating the loaded DSPs */
118 unsigned int chip_ready; /* R: 1 = initialization finished */
119 unsigned char reserved[16]; /* reserved for future use */
120};
121
512bbd6a 122struct snd_hwdep_dsp_image {
1da177e4
LT		 123 unsigned int index; /* W: DSP index */
124 unsigned char name[64]; /* W: ID (e.g. file name) */
125 unsigned char __user *image; /* W: binary image */
126 size_t length; /* W: size of image in bytes */
127 unsigned long driver_data; /* W: driver-specific data */
128};
129
78a05b52
TI		 130#define SNDRV_HWDEP_IOCTL_PVERSION _IOR ('H', 0x00, int)
131#define SNDRV_HWDEP_IOCTL_INFO _IOR ('H', 0x01, struct snd_hwdep_info)
132#define SNDRV_HWDEP_IOCTL_DSP_STATUS _IOR('H', 0x02, struct snd_hwdep_dsp_status)
133#define SNDRV_HWDEP_IOCTL_DSP_LOAD _IOW('H', 0x03, struct snd_hwdep_dsp_image)
1da177e4
LT		 134
135/*****************************************************************************
136 * *
137 * Digital Audio (PCM) interface - /dev/snd/pcm?? *
138 * *
139 *****************************************************************************/
140
5a53a764 141#define SNDRV_PCM_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 10)
1da177e4 142
512bbd6a
TI		 143typedef unsigned long snd_pcm_uframes_t;
144typedef signed long snd_pcm_sframes_t;
1da177e4 145
512bbd6a 146enum {
1da177e4
LT		 147 SNDRV_PCM_CLASS_GENERIC = 0, /* standard mono or stereo device */
148 SNDRV_PCM_CLASS_MULTI, /* multichannel device */
149 SNDRV_PCM_CLASS_MODEM, /* software modem class */
150 SNDRV_PCM_CLASS_DIGITIZER, /* digitizer class */
151 /* Don't forget to change the following: */
152 SNDRV_PCM_CLASS_LAST = SNDRV_PCM_CLASS_DIGITIZER,
153};
154
512bbd6a 155enum {
1da177e4
LT		 156 SNDRV_PCM_SUBCLASS_GENERIC_MIX = 0, /* mono or stereo subdevices are mixed together */
157 SNDRV_PCM_SUBCLASS_MULTI_MIX, /* multichannel subdevices are mixed together */
158 /* Don't forget to change the following: */
159 SNDRV_PCM_SUBCLASS_LAST = SNDRV_PCM_SUBCLASS_MULTI_MIX,
160};
161
512bbd6a 162enum {
1da177e4
LT		 163 SNDRV_PCM_STREAM_PLAYBACK = 0,
164 SNDRV_PCM_STREAM_CAPTURE,
165 SNDRV_PCM_STREAM_LAST = SNDRV_PCM_STREAM_CAPTURE,
166};
167
512bbd6a
TI		 168typedef int __bitwise snd_pcm_access_t;
169#define SNDRV_PCM_ACCESS_MMAP_INTERLEAVED ((__force snd_pcm_access_t) 0) /* interleaved mmap */
170#define SNDRV_PCM_ACCESS_MMAP_NONINTERLEAVED ((__force snd_pcm_access_t) 1) /* noninterleaved mmap */
171#define SNDRV_PCM_ACCESS_MMAP_COMPLEX ((__force snd_pcm_access_t) 2) /* complex mmap */
172#define SNDRV_PCM_ACCESS_RW_INTERLEAVED ((__force snd_pcm_access_t) 3) /* readi/writei */
173#define SNDRV_PCM_ACCESS_RW_NONINTERLEAVED ((__force snd_pcm_access_t) 4) /* readn/writen */
174#define SNDRV_PCM_ACCESS_LAST SNDRV_PCM_ACCESS_RW_NONINTERLEAVED
175
176typedef int __bitwise snd_pcm_format_t;
177#define SNDRV_PCM_FORMAT_S8 ((__force snd_pcm_format_t) 0)
178#define SNDRV_PCM_FORMAT_U8 ((__force snd_pcm_format_t) 1)
179#define SNDRV_PCM_FORMAT_S16_LE ((__force snd_pcm_format_t) 2)
180#define SNDRV_PCM_FORMAT_S16_BE ((__force snd_pcm_format_t) 3)
181#define SNDRV_PCM_FORMAT_U16_LE ((__force snd_pcm_format_t) 4)
182#define SNDRV_PCM_FORMAT_U16_BE ((__force snd_pcm_format_t) 5)
183#define SNDRV_PCM_FORMAT_S24_LE ((__force snd_pcm_format_t) 6) /* low three bytes */
184#define SNDRV_PCM_FORMAT_S24_BE ((__force snd_pcm_format_t) 7) /* low three bytes */
185#define SNDRV_PCM_FORMAT_U24_LE ((__force snd_pcm_format_t) 8) /* low three bytes */
186#define SNDRV_PCM_FORMAT_U24_BE ((__force snd_pcm_format_t) 9) /* low three bytes */
187#define SNDRV_PCM_FORMAT_S32_LE ((__force snd_pcm_format_t) 10)
188#define SNDRV_PCM_FORMAT_S32_BE ((__force snd_pcm_format_t) 11)
189#define SNDRV_PCM_FORMAT_U32_LE ((__force snd_pcm_format_t) 12)
190#define SNDRV_PCM_FORMAT_U32_BE ((__force snd_pcm_format_t) 13)
191#define SNDRV_PCM_FORMAT_FLOAT_LE ((__force snd_pcm_format_t) 14) /* 4-byte float, IEEE-754 32-bit, range -1.0 to 1.0 */
192#define SNDRV_PCM_FORMAT_FLOAT_BE ((__force snd_pcm_format_t) 15) /* 4-byte float, IEEE-754 32-bit, range -1.0 to 1.0 */
193#define SNDRV_PCM_FORMAT_FLOAT64_LE ((__force snd_pcm_format_t) 16) /* 8-byte float, IEEE-754 64-bit, range -1.0 to 1.0 */
194#define SNDRV_PCM_FORMAT_FLOAT64_BE ((__force snd_pcm_format_t) 17) /* 8-byte float, IEEE-754 64-bit, range -1.0 to 1.0 */
195#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME_LE ((__force snd_pcm_format_t) 18) /* IEC-958 subframe, Little Endian */
196#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME_BE ((__force snd_pcm_format_t) 19) /* IEC-958 subframe, Big Endian */
197#define SNDRV_PCM_FORMAT_MU_LAW ((__force snd_pcm_format_t) 20)
198#define SNDRV_PCM_FORMAT_A_LAW ((__force snd_pcm_format_t) 21)
199#define SNDRV_PCM_FORMAT_IMA_ADPCM ((__force snd_pcm_format_t) 22)
200#define SNDRV_PCM_FORMAT_MPEG ((__force snd_pcm_format_t) 23)
201#define SNDRV_PCM_FORMAT_GSM ((__force snd_pcm_format_t) 24)
202#define SNDRV_PCM_FORMAT_SPECIAL ((__force snd_pcm_format_t) 31)
203#define SNDRV_PCM_FORMAT_S24_3LE ((__force snd_pcm_format_t) 32) /* in three bytes */
204#define SNDRV_PCM_FORMAT_S24_3BE ((__force snd_pcm_format_t) 33) /* in three bytes */
205#define SNDRV_PCM_FORMAT_U24_3LE ((__force snd_pcm_format_t) 34) /* in three bytes */
206#define SNDRV_PCM_FORMAT_U24_3BE ((__force snd_pcm_format_t) 35) /* in three bytes */
207#define SNDRV_PCM_FORMAT_S20_3LE ((__force snd_pcm_format_t) 36) /* in three bytes */
208#define SNDRV_PCM_FORMAT_S20_3BE ((__force snd_pcm_format_t) 37) /* in three bytes */
209#define SNDRV_PCM_FORMAT_U20_3LE ((__force snd_pcm_format_t) 38) /* in three bytes */
210#define SNDRV_PCM_FORMAT_U20_3BE ((__force snd_pcm_format_t) 39) /* in three bytes */
211#define SNDRV_PCM_FORMAT_S18_3LE ((__force snd_pcm_format_t) 40) /* in three bytes */
212#define SNDRV_PCM_FORMAT_S18_3BE ((__force snd_pcm_format_t) 41) /* in three bytes */
213#define SNDRV_PCM_FORMAT_U18_3LE ((__force snd_pcm_format_t) 42) /* in three bytes */
214#define SNDRV_PCM_FORMAT_U18_3BE ((__force snd_pcm_format_t) 43) /* in three bytes */
15c0cee6
BC		 215#define SNDRV_PCM_FORMAT_G723_24 ((__force snd_pcm_format_t) 44) /* 8 samples in 3 bytes */
216#define SNDRV_PCM_FORMAT_G723_24_1B ((__force snd_pcm_format_t) 45) /* 1 sample in 1 byte */
217#define SNDRV_PCM_FORMAT_G723_40 ((__force snd_pcm_format_t) 46) /* 8 Samples in 5 bytes */
218#define SNDRV_PCM_FORMAT_G723_40_1B ((__force snd_pcm_format_t) 47) /* 1 sample in 1 byte */
219#define SNDRV_PCM_FORMAT_LAST SNDRV_PCM_FORMAT_G723_40_1B
1da177e4
LT		 220
221#ifdef SNDRV_LITTLE_ENDIAN
512bbd6a
TI		 222#define SNDRV_PCM_FORMAT_S16 SNDRV_PCM_FORMAT_S16_LE
223#define SNDRV_PCM_FORMAT_U16 SNDRV_PCM_FORMAT_U16_LE
224#define SNDRV_PCM_FORMAT_S24 SNDRV_PCM_FORMAT_S24_LE
225#define SNDRV_PCM_FORMAT_U24 SNDRV_PCM_FORMAT_U24_LE
226#define SNDRV_PCM_FORMAT_S32 SNDRV_PCM_FORMAT_S32_LE
227#define SNDRV_PCM_FORMAT_U32 SNDRV_PCM_FORMAT_U32_LE
228#define SNDRV_PCM_FORMAT_FLOAT SNDRV_PCM_FORMAT_FLOAT_LE
229#define SNDRV_PCM_FORMAT_FLOAT64 SNDRV_PCM_FORMAT_FLOAT64_LE
230#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME SNDRV_PCM_FORMAT_IEC958_SUBFRAME_LE
1da177e4
LT		 231#endif
232#ifdef SNDRV_BIG_ENDIAN
512bbd6a
TI		 233#define SNDRV_PCM_FORMAT_S16 SNDRV_PCM_FORMAT_S16_BE
234#define SNDRV_PCM_FORMAT_U16 SNDRV_PCM_FORMAT_U16_BE
235#define SNDRV_PCM_FORMAT_S24 SNDRV_PCM_FORMAT_S24_BE
236#define SNDRV_PCM_FORMAT_U24 SNDRV_PCM_FORMAT_U24_BE
237#define SNDRV_PCM_FORMAT_S32 SNDRV_PCM_FORMAT_S32_BE
238#define SNDRV_PCM_FORMAT_U32 SNDRV_PCM_FORMAT_U32_BE
239#define SNDRV_PCM_FORMAT_FLOAT SNDRV_PCM_FORMAT_FLOAT_BE
240#define SNDRV_PCM_FORMAT_FLOAT64 SNDRV_PCM_FORMAT_FLOAT64_BE
241#define SNDRV_PCM_FORMAT_IEC958_SUBFRAME SNDRV_PCM_FORMAT_IEC958_SUBFRAME_BE
1da177e4 242#endif
1da177e4 243
512bbd6a
TI		 244typedef int __bitwise snd_pcm_subformat_t;
245#define SNDRV_PCM_SUBFORMAT_STD ((__force snd_pcm_subformat_t) 0)
246#define SNDRV_PCM_SUBFORMAT_LAST SNDRV_PCM_SUBFORMAT_STD
1da177e4
LT		 247
248#define SNDRV_PCM_INFO_MMAP 0x00000001 /* hardware supports mmap */
249#define SNDRV_PCM_INFO_MMAP_VALID 0x00000002 /* period data are valid during transfer */
250#define SNDRV_PCM_INFO_DOUBLE 0x00000004 /* Double buffering needed for PCM start/stop */
251#define SNDRV_PCM_INFO_BATCH 0x00000010 /* double buffering */
252#define SNDRV_PCM_INFO_INTERLEAVED 0x00000100 /* channels are interleaved */
253#define SNDRV_PCM_INFO_NONINTERLEAVED 0x00000200 /* channels are not interleaved */
254#define SNDRV_PCM_INFO_COMPLEX 0x00000400 /* complex frame organization (mmap only) */
255#define SNDRV_PCM_INFO_BLOCK_TRANSFER 0x00010000 /* hardware transfer block of samples */
256#define SNDRV_PCM_INFO_OVERRANGE 0x00020000 /* hardware supports ADC (capture) overrange detection */
257#define SNDRV_PCM_INFO_RESUME 0x00040000 /* hardware supports stream resume after suspend */
258#define SNDRV_PCM_INFO_PAUSE 0x00080000 /* pause ioctl is supported */
259#define SNDRV_PCM_INFO_HALF_DUPLEX 0x00100000 /* only half duplex */
260#define SNDRV_PCM_INFO_JOINT_DUPLEX 0x00200000 /* playback and capture stream are somewhat correlated */
261#define SNDRV_PCM_INFO_SYNC_START 0x00400000 /* pcm support some kind of sync go */
8bea869c 262#define SNDRV_PCM_INFO_FIFO_IN_FRAMES 0x80000000 /* internal kernel flag - FIFO size is in frames */
1da177e4 263
512bbd6a
TI		 264typedef int __bitwise snd_pcm_state_t;
265#define SNDRV_PCM_STATE_OPEN ((__force snd_pcm_state_t) 0) /* stream is open */
266#define SNDRV_PCM_STATE_SETUP ((__force snd_pcm_state_t) 1) /* stream has a setup */
267#define SNDRV_PCM_STATE_PREPARED ((__force snd_pcm_state_t) 2) /* stream is ready to start */
268#define SNDRV_PCM_STATE_RUNNING ((__force snd_pcm_state_t) 3) /* stream is running */
269#define SNDRV_PCM_STATE_XRUN ((__force snd_pcm_state_t) 4) /* stream reached an xrun */
270#define SNDRV_PCM_STATE_DRAINING ((__force snd_pcm_state_t) 5) /* stream is draining */
271#define SNDRV_PCM_STATE_PAUSED ((__force snd_pcm_state_t) 6) /* stream is paused */
272#define SNDRV_PCM_STATE_SUSPENDED ((__force snd_pcm_state_t) 7) /* hardware is suspended */
273#define SNDRV_PCM_STATE_DISCONNECTED ((__force snd_pcm_state_t) 8) /* hardware is disconnected */
274#define SNDRV_PCM_STATE_LAST SNDRV_PCM_STATE_DISCONNECTED
1da177e4
LT		 275
276enum {
277 SNDRV_PCM_MMAP_OFFSET_DATA = 0x00000000,
278 SNDRV_PCM_MMAP_OFFSET_STATUS = 0x80000000,
279 SNDRV_PCM_MMAP_OFFSET_CONTROL = 0x81000000,
280};
281
512bbd6a 282union snd_pcm_sync_id {
1da177e4
LT		 283 unsigned char id[16];
284 unsigned short id16[8];
285 unsigned int id32[4];
286};
287
512bbd6a 288struct snd_pcm_info {
1da177e4
LT		 289 unsigned int device; /* RO/WR (control): device number */
290 unsigned int subdevice; /* RO/WR (control): subdevice number */
512bbd6a 291 int stream; /* RO/WR (control): stream direction */
1da177e4
LT		 292 int card; /* R: card number */
293 unsigned char id[64]; /* ID (user selectable) */
294 unsigned char name[80]; /* name of this device */
295 unsigned char subname[32]; /* subdevice name */
512bbd6a
TI		 296 int dev_class; /* SNDRV_PCM_CLASS_* */
297 int dev_subclass; /* SNDRV_PCM_SUBCLASS_* */
1da177e4
LT		 298 unsigned int subdevices_count;
299 unsigned int subdevices_avail;
512bbd6a 300 union snd_pcm_sync_id sync; /* hardware synchronization ID */
1da177e4
LT		 301 unsigned char reserved[64]; /* reserved for future... */
302};
303
a99606d2
TI		 304typedef int snd_pcm_hw_param_t;
305#define SNDRV_PCM_HW_PARAM_ACCESS 0 /* Access type */
306#define SNDRV_PCM_HW_PARAM_FORMAT 1 /* Format */
307#define SNDRV_PCM_HW_PARAM_SUBFORMAT 2 /* Subformat */
512bbd6a
TI		 308#define SNDRV_PCM_HW_PARAM_FIRST_MASK SNDRV_PCM_HW_PARAM_ACCESS
309#define SNDRV_PCM_HW_PARAM_LAST_MASK SNDRV_PCM_HW_PARAM_SUBFORMAT
310
a99606d2
TI		 311#define SNDRV_PCM_HW_PARAM_SAMPLE_BITS 8 /* Bits per sample */
312#define SNDRV_PCM_HW_PARAM_FRAME_BITS 9 /* Bits per frame */
313#define SNDRV_PCM_HW_PARAM_CHANNELS 10 /* Channels */
314#define SNDRV_PCM_HW_PARAM_RATE 11 /* Approx rate */
315#define SNDRV_PCM_HW_PARAM_PERIOD_TIME 12 /* Approx distance between
316 * interrupts in us
317 */
318#define SNDRV_PCM_HW_PARAM_PERIOD_SIZE 13 /* Approx frames between
319 * interrupts
320 */
321#define SNDRV_PCM_HW_PARAM_PERIOD_BYTES 14 /* Approx bytes between
322 * interrupts
323 */
324#define SNDRV_PCM_HW_PARAM_PERIODS 15 /* Approx interrupts per
325 * buffer
326 */
327#define SNDRV_PCM_HW_PARAM_BUFFER_TIME 16 /* Approx duration of buffer
328 * in us
329 */
330#define SNDRV_PCM_HW_PARAM_BUFFER_SIZE 17 /* Size of buffer in frames */
331#define SNDRV_PCM_HW_PARAM_BUFFER_BYTES 18 /* Size of buffer in bytes */
332#define SNDRV_PCM_HW_PARAM_TICK_TIME 19 /* Approx tick duration in us */
512bbd6a
TI		 333#define SNDRV_PCM_HW_PARAM_FIRST_INTERVAL SNDRV_PCM_HW_PARAM_SAMPLE_BITS
334#define SNDRV_PCM_HW_PARAM_LAST_INTERVAL SNDRV_PCM_HW_PARAM_TICK_TIME
1da177e4 335
a99606d2 336#define SNDRV_PCM_HW_PARAMS_NORESAMPLE (1<<0) /* avoid rate resampling */
1da177e4 337
512bbd6a 338struct snd_interval {
1da177e4
LT		 339 unsigned int min, max;
340 unsigned int openmin:1,
341 openmax:1,
342 integer:1,
343 empty:1;
344};
345
346#define SNDRV_MASK_MAX 256
347
512bbd6a 348struct snd_mask {
9adfbfb6 349 __u32 bits[(SNDRV_MASK_MAX+31)/32];
1da177e4
LT		 350};
351
512bbd6a 352struct snd_pcm_hw_params {
1da177e4 353 unsigned int flags;
512bbd6a 354 struct snd_mask masks[SNDRV_PCM_HW_PARAM_LAST_MASK -
1da177e4 355 SNDRV_PCM_HW_PARAM_FIRST_MASK + 1];
512bbd6a
TI		 356 struct snd_mask mres[5]; /* reserved masks */
357 struct snd_interval intervals[SNDRV_PCM_HW_PARAM_LAST_INTERVAL -
1da177e4 358 SNDRV_PCM_HW_PARAM_FIRST_INTERVAL + 1];
512bbd6a 359 struct snd_interval ires[9]; /* reserved intervals */
1da177e4
LT		 360 unsigned int rmask; /* W: requested masks */
361 unsigned int cmask; /* R: changed masks */
362 unsigned int info; /* R: Info flags for returned setup */
363 unsigned int msbits; /* R: used most significant bits */
364 unsigned int rate_num; /* R: rate numerator */
365 unsigned int rate_den; /* R: rate denominator */
512bbd6a 366 snd_pcm_uframes_t fifo_size; /* R: chip FIFO size in frames */
1da177e4
LT		 367 unsigned char reserved[64]; /* reserved for future */
368};
369
512bbd6a 370enum {
1da177e4 371 SNDRV_PCM_TSTAMP_NONE = 0,
8c121586
JK		 372 SNDRV_PCM_TSTAMP_ENABLE,
373 SNDRV_PCM_TSTAMP_LAST = SNDRV_PCM_TSTAMP_ENABLE,
1da177e4
LT		 374};
375
512bbd6a
TI		 376struct snd_pcm_sw_params {
377 int tstamp_mode; /* timestamp mode */
1da177e4
LT		 378 unsigned int period_step;
379 unsigned int sleep_min; /* min ticks to sleep */
512bbd6a 380 snd_pcm_uframes_t avail_min; /* min avail frames for wakeup */
d948035a 381 snd_pcm_uframes_t xfer_align; /* obsolete: xfer size need to be a multiple */
512bbd6a
TI		 382 snd_pcm_uframes_t start_threshold; /* min hw_avail frames for automatic start */
383 snd_pcm_uframes_t stop_threshold; /* min avail frames for automatic stop */
384 snd_pcm_uframes_t silence_threshold; /* min distance from noise for silence filling */
385 snd_pcm_uframes_t silence_size; /* silence block size */
386 snd_pcm_uframes_t boundary; /* pointers wrap point */
1da177e4
LT		 387 unsigned char reserved[64]; /* reserved for future */
388};
389
512bbd6a 390struct snd_pcm_channel_info {
1da177e4 391 unsigned int channel;
85efde6f 392 __kernel_off_t offset; /* mmap offset */
1da177e4
LT		 393 unsigned int first; /* offset to first sample in bits */
394 unsigned int step; /* samples distance in bits */
395};
396
512bbd6a
TI		 397struct snd_pcm_status {
398 snd_pcm_state_t state; /* stream state */
1da177e4
LT		 399 struct timespec trigger_tstamp; /* time when stream was started/stopped/paused */
400 struct timespec tstamp; /* reference timestamp */
512bbd6a
TI		 401 snd_pcm_uframes_t appl_ptr; /* appl ptr */
402 snd_pcm_uframes_t hw_ptr; /* hw ptr */
403 snd_pcm_sframes_t delay; /* current delay in frames */
404 snd_pcm_uframes_t avail; /* number of frames available */
405 snd_pcm_uframes_t avail_max; /* max frames available on hw since last status */
406 snd_pcm_uframes_t overrange; /* count of ADC (capture) overrange detections from last status */
407 snd_pcm_state_t suspended_state; /* suspended stream state */
1da177e4
LT		 408 unsigned char reserved[60]; /* must be filled with zero */
409};
410
512bbd6a
TI		 411struct snd_pcm_mmap_status {
412 snd_pcm_state_t state; /* RO: state - SNDRV_PCM_STATE_XXXX */
1da177e4 413 int pad1; /* Needed for 64 bit alignment */
512bbd6a 414 snd_pcm_uframes_t hw_ptr; /* RO: hw ptr (0...boundary-1) */
1da177e4 415 struct timespec tstamp; /* Timestamp */
512bbd6a 416 snd_pcm_state_t suspended_state; /* RO: suspended stream state */
1da177e4
LT		 417};
418
512bbd6a
TI		 419struct snd_pcm_mmap_control {
420 snd_pcm_uframes_t appl_ptr; /* RW: appl ptr (0...boundary-1) */
421 snd_pcm_uframes_t avail_min; /* RW: min available frames for wakeup */
1da177e4
LT		 422};
423
424#define SNDRV_PCM_SYNC_PTR_HWSYNC (1<<0) /* execute hwsync */
425#define SNDRV_PCM_SYNC_PTR_APPL (1<<1) /* get appl_ptr from driver (r/w op) */
426#define SNDRV_PCM_SYNC_PTR_AVAIL_MIN (1<<2) /* get avail_min from driver */
427
512bbd6a 428struct snd_pcm_sync_ptr {
1da177e4
LT		 429 unsigned int flags;
430 union {
512bbd6a 431 struct snd_pcm_mmap_status status;
1da177e4
LT		 432 unsigned char reserved[64];
433 } s;
434 union {
512bbd6a 435 struct snd_pcm_mmap_control control;
1da177e4
LT		 436 unsigned char reserved[64];
437 } c;
438};
439
512bbd6a
TI		 440struct snd_xferi {
441 snd_pcm_sframes_t result;
1da177e4 442 void __user *buf;
512bbd6a 443 snd_pcm_uframes_t frames;
1da177e4
LT		 444};
445
512bbd6a
TI		 446struct snd_xfern {
447 snd_pcm_sframes_t result;
1da177e4 448 void __user * __user *bufs;
512bbd6a 449 snd_pcm_uframes_t frames;
1da177e4
LT		 450};
451
b751eef1
JK		 452enum {
453 SNDRV_PCM_TSTAMP_TYPE_GETTIMEOFDAY = 0, /* gettimeofday equivalent */
454 SNDRV_PCM_TSTAMP_TYPE_MONOTONIC, /* posix_clock_monotonic equivalent */
455 SNDRV_PCM_TSTAMP_TYPE_LAST = SNDRV_PCM_TSTAMP_TYPE_MONOTONIC,
456};
457
78a05b52
TI		 458#define SNDRV_PCM_IOCTL_PVERSION _IOR('A', 0x00, int)
459#define SNDRV_PCM_IOCTL_INFO _IOR('A', 0x01, struct snd_pcm_info)
460#define SNDRV_PCM_IOCTL_TSTAMP _IOW('A', 0x02, int)
461#define SNDRV_PCM_IOCTL_TTSTAMP _IOW('A', 0x03, int)
462#define SNDRV_PCM_IOCTL_HW_REFINE _IOWR('A', 0x10, struct snd_pcm_hw_params)
463#define SNDRV_PCM_IOCTL_HW_PARAMS _IOWR('A', 0x11, struct snd_pcm_hw_params)
464#define SNDRV_PCM_IOCTL_HW_FREE _IO('A', 0x12)
465#define SNDRV_PCM_IOCTL_SW_PARAMS _IOWR('A', 0x13, struct snd_pcm_sw_params)
466#define SNDRV_PCM_IOCTL_STATUS _IOR('A', 0x20, struct snd_pcm_status)
467#define SNDRV_PCM_IOCTL_DELAY _IOR('A', 0x21, snd_pcm_sframes_t)
468#define SNDRV_PCM_IOCTL_HWSYNC _IO('A', 0x22)
469#define SNDRV_PCM_IOCTL_SYNC_PTR _IOWR('A', 0x23, struct snd_pcm_sync_ptr)
470#define SNDRV_PCM_IOCTL_CHANNEL_INFO _IOR('A', 0x32, struct snd_pcm_channel_info)
471#define SNDRV_PCM_IOCTL_PREPARE _IO('A', 0x40)
472#define SNDRV_PCM_IOCTL_RESET _IO('A', 0x41)
473#define SNDRV_PCM_IOCTL_START _IO('A', 0x42)
474#define SNDRV_PCM_IOCTL_DROP _IO('A', 0x43)
475#define SNDRV_PCM_IOCTL_DRAIN _IO('A', 0x44)
476#define SNDRV_PCM_IOCTL_PAUSE _IOW('A', 0x45, int)
477#define SNDRV_PCM_IOCTL_REWIND _IOW('A', 0x46, snd_pcm_uframes_t)
478#define SNDRV_PCM_IOCTL_RESUME _IO('A', 0x47)
479#define SNDRV_PCM_IOCTL_XRUN _IO('A', 0x48)
480#define SNDRV_PCM_IOCTL_FORWARD _IOW('A', 0x49, snd_pcm_uframes_t)
481#define SNDRV_PCM_IOCTL_WRITEI_FRAMES _IOW('A', 0x50, struct snd_xferi)
482#define SNDRV_PCM_IOCTL_READI_FRAMES _IOR('A', 0x51, struct snd_xferi)
483#define SNDRV_PCM_IOCTL_WRITEN_FRAMES _IOW('A', 0x52, struct snd_xfern)
484#define SNDRV_PCM_IOCTL_READN_FRAMES _IOR('A', 0x53, struct snd_xfern)
485#define SNDRV_PCM_IOCTL_LINK _IOW('A', 0x60, int)
486#define SNDRV_PCM_IOCTL_UNLINK _IO('A', 0x61)
1da177e4
LT		 487
488/*****************************************************************************
489 * *
490 * MIDI v1.0 interface *
491 * *
492 *****************************************************************************/
493
494/*
495 * Raw MIDI section - /dev/snd/midi??
496 */
497
498#define SNDRV_RAWMIDI_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 0)
499
512bbd6a 500enum {
1da177e4
LT		 501 SNDRV_RAWMIDI_STREAM_OUTPUT = 0,
502 SNDRV_RAWMIDI_STREAM_INPUT,
503 SNDRV_RAWMIDI_STREAM_LAST = SNDRV_RAWMIDI_STREAM_INPUT,
504};
505
506#define SNDRV_RAWMIDI_INFO_OUTPUT 0x00000001
507#define SNDRV_RAWMIDI_INFO_INPUT 0x00000002
508#define SNDRV_RAWMIDI_INFO_DUPLEX 0x00000004
509
512bbd6a 510struct snd_rawmidi_info {
1da177e4
LT		 511 unsigned int device; /* RO/WR (control): device number */
512 unsigned int subdevice; /* RO/WR (control): subdevice number */
512bbd6a 513 int stream; /* WR: stream */
1da177e4
LT		 514 int card; /* R: card number */
515 unsigned int flags; /* SNDRV_RAWMIDI_INFO_XXXX */
516 unsigned char id[64]; /* ID (user selectable) */
517 unsigned char name[80]; /* name of device */
518 unsigned char subname[32]; /* name of active or selected subdevice */
519 unsigned int subdevices_count;
520 unsigned int subdevices_avail;
521 unsigned char reserved[64]; /* reserved for future use */
522};
523
512bbd6a
TI		 524struct snd_rawmidi_params {
525 int stream;
1da177e4
LT		 526 size_t buffer_size; /* queue size in bytes */
527 size_t avail_min; /* minimum avail bytes for wakeup */
528 unsigned int no_active_sensing: 1; /* do not send active sensing byte in close() */
529 unsigned char reserved[16]; /* reserved for future use */
530};
531
512bbd6a
TI		 532struct snd_rawmidi_status {
533 int stream;
1da177e4
LT		 534 struct timespec tstamp; /* Timestamp */
535 size_t avail; /* available bytes */
536 size_t xruns; /* count of overruns since last status (in bytes) */
537 unsigned char reserved[16]; /* reserved for future use */
538};
539
78a05b52
TI		 540#define SNDRV_RAWMIDI_IOCTL_PVERSION _IOR('W', 0x00, int)
541#define SNDRV_RAWMIDI_IOCTL_INFO _IOR('W', 0x01, struct snd_rawmidi_info)
542#define SNDRV_RAWMIDI_IOCTL_PARAMS _IOWR('W', 0x10, struct snd_rawmidi_params)
543#define SNDRV_RAWMIDI_IOCTL_STATUS _IOWR('W', 0x20, struct snd_rawmidi_status)
544#define SNDRV_RAWMIDI_IOCTL_DROP _IOW('W', 0x30, int)
545#define SNDRV_RAWMIDI_IOCTL_DRAIN _IOW('W', 0x31, int)
1da177e4
LT		 546
547/*
548 * Timer section - /dev/snd/timer
549 */
550
b30477d5 551#define SNDRV_TIMER_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 6)
1da177e4 552
512bbd6a 553enum {
1da177e4
LT		 554 SNDRV_TIMER_CLASS_NONE = -1,
555 SNDRV_TIMER_CLASS_SLAVE = 0,
556 SNDRV_TIMER_CLASS_GLOBAL,
557 SNDRV_TIMER_CLASS_CARD,
558 SNDRV_TIMER_CLASS_PCM,
559 SNDRV_TIMER_CLASS_LAST = SNDRV_TIMER_CLASS_PCM,
560};
561
562/* slave timer classes */
512bbd6a 563enum {
1da177e4
LT		 564 SNDRV_TIMER_SCLASS_NONE = 0,
565 SNDRV_TIMER_SCLASS_APPLICATION,
566 SNDRV_TIMER_SCLASS_SEQUENCER, /* alias */
567 SNDRV_TIMER_SCLASS_OSS_SEQUENCER, /* alias */
568 SNDRV_TIMER_SCLASS_LAST = SNDRV_TIMER_SCLASS_OSS_SEQUENCER,
569};
570
571/* global timers (device member) */
572#define SNDRV_TIMER_GLOBAL_SYSTEM 0
573#define SNDRV_TIMER_GLOBAL_RTC 1
574#define SNDRV_TIMER_GLOBAL_HPET 2
bbaf5e97 575#define SNDRV_TIMER_GLOBAL_HRTIMER 3
1da177e4
LT		 576
577/* info flags */
578#define SNDRV_TIMER_FLG_SLAVE (1<<0) /* cannot be controlled */
579
512bbd6a 580struct snd_timer_id {
89485d49 581 int dev_class;
512bbd6a 582 int dev_sclass;
1da177e4
LT		 583 int card;
584 int device;
585 int subdevice;
586};
587
512bbd6a
TI		 588struct snd_timer_ginfo {
589 struct snd_timer_id tid; /* requested timer ID */
1da177e4
LT		 590 unsigned int flags; /* timer flags - SNDRV_TIMER_FLG_* */
591 int card; /* card number */
592 unsigned char id[64]; /* timer identification */
593 unsigned char name[80]; /* timer name */
594 unsigned long reserved0; /* reserved for future use */
595 unsigned long resolution; /* average period resolution in ns */
596 unsigned long resolution_min; /* minimal period resolution in ns */
597 unsigned long resolution_max; /* maximal period resolution in ns */
598 unsigned int clients; /* active timer clients */
599 unsigned char reserved[32];
600};
601
512bbd6a
TI		 602struct snd_timer_gparams {
603 struct snd_timer_id tid; /* requested timer ID */
1da177e4
LT		 604 unsigned long period_num; /* requested precise period duration (in seconds) - numerator */
605 unsigned long period_den; /* requested precise period duration (in seconds) - denominator */
606 unsigned char reserved[32];
607};
608
512bbd6a
TI		 609struct snd_timer_gstatus {
610 struct snd_timer_id tid; /* requested timer ID */
1da177e4
LT		 611 unsigned long resolution; /* current period resolution in ns */
612 unsigned long resolution_num; /* precise current period resolution (in seconds) - numerator */
613 unsigned long resolution_den; /* precise current period resolution (in seconds) - denominator */
614 unsigned char reserved[32];
615};
616
512bbd6a
TI		 617struct snd_timer_select {
618 struct snd_timer_id id; /* bind to timer ID */
1da177e4
LT		 619 unsigned char reserved[32]; /* reserved */
620};
621
512bbd6a 622struct snd_timer_info {
1da177e4
LT		 623 unsigned int flags; /* timer flags - SNDRV_TIMER_FLG_* */
624 int card; /* card number */
625 unsigned char id[64]; /* timer identificator */
626 unsigned char name[80]; /* timer name */
627 unsigned long reserved0; /* reserved for future use */
628 unsigned long resolution; /* average period resolution in ns */
629 unsigned char reserved[64]; /* reserved */
630};
631
632#define SNDRV_TIMER_PSFLG_AUTO (1<<0) /* auto start, otherwise one-shot */
633#define SNDRV_TIMER_PSFLG_EXCLUSIVE (1<<1) /* exclusive use, precise start/stop/pause/continue */
634#define SNDRV_TIMER_PSFLG_EARLY_EVENT (1<<2) /* write early event to the poll queue */
635
512bbd6a 636struct snd_timer_params {
1da177e4
LT		 637 unsigned int flags; /* flags - SNDRV_MIXER_PSFLG_* */
638 unsigned int ticks; /* requested resolution in ticks */
639 unsigned int queue_size; /* total size of queue (32-1024) */
640 unsigned int reserved0; /* reserved, was: failure locations */
641 unsigned int filter; /* event filter (bitmask of SNDRV_TIMER_EVENT_*) */
642 unsigned char reserved[60]; /* reserved */
643};
644
512bbd6a 645struct snd_timer_status {
1da177e4
LT		 646 struct timespec tstamp; /* Timestamp - last update */
647 unsigned int resolution; /* current period resolution in ns */
648 unsigned int lost; /* counter of master tick lost */
649 unsigned int overrun; /* count of read queue overruns */
650 unsigned int queue; /* used queue size */
651 unsigned char reserved[64]; /* reserved */
652};
653
78a05b52
TI		 654#define SNDRV_TIMER_IOCTL_PVERSION _IOR('T', 0x00, int)
655#define SNDRV_TIMER_IOCTL_NEXT_DEVICE _IOWR('T', 0x01, struct snd_timer_id)
656#define SNDRV_TIMER_IOCTL_TREAD _IOW('T', 0x02, int)
657#define SNDRV_TIMER_IOCTL_GINFO _IOWR('T', 0x03, struct snd_timer_ginfo)
658#define SNDRV_TIMER_IOCTL_GPARAMS _IOW('T', 0x04, struct snd_timer_gparams)
659#define SNDRV_TIMER_IOCTL_GSTATUS _IOWR('T', 0x05, struct snd_timer_gstatus)
660#define SNDRV_TIMER_IOCTL_SELECT _IOW('T', 0x10, struct snd_timer_select)
661#define SNDRV_TIMER_IOCTL_INFO _IOR('T', 0x11, struct snd_timer_info)
662#define SNDRV_TIMER_IOCTL_PARAMS _IOW('T', 0x12, struct snd_timer_params)
663#define SNDRV_TIMER_IOCTL_STATUS _IOR('T', 0x14, struct snd_timer_status)
664/* The following four ioctls are changed since 1.0.9 due to confliction */
665#define SNDRV_TIMER_IOCTL_START _IO('T', 0xa0)
666#define SNDRV_TIMER_IOCTL_STOP _IO('T', 0xa1)
667#define SNDRV_TIMER_IOCTL_CONTINUE _IO('T', 0xa2)
668#define SNDRV_TIMER_IOCTL_PAUSE _IO('T', 0xa3)
1da177e4 669
512bbd6a 670struct snd_timer_read {
1da177e4
LT		 671 unsigned int resolution;
672 unsigned int ticks;
673};
674
512bbd6a 675enum {
1da177e4
LT		 676 SNDRV_TIMER_EVENT_RESOLUTION = 0, /* val = resolution in ns */
677 SNDRV_TIMER_EVENT_TICK, /* val = ticks */
678 SNDRV_TIMER_EVENT_START, /* val = resolution in ns */
679 SNDRV_TIMER_EVENT_STOP, /* val = 0 */
680 SNDRV_TIMER_EVENT_CONTINUE, /* val = resolution in ns */
681 SNDRV_TIMER_EVENT_PAUSE, /* val = 0 */
682 SNDRV_TIMER_EVENT_EARLY, /* val = 0, early event */
a501dfa3 683 SNDRV_TIMER_EVENT_SUSPEND, /* val = 0 */
5ca307b2 684 SNDRV_TIMER_EVENT_RESUME, /* val = resolution in ns */
1da177e4
LT		 685 /* master timer events for slave timer instances */
686 SNDRV_TIMER_EVENT_MSTART = SNDRV_TIMER_EVENT_START + 10,
687 SNDRV_TIMER_EVENT_MSTOP = SNDRV_TIMER_EVENT_STOP + 10,
688 SNDRV_TIMER_EVENT_MCONTINUE = SNDRV_TIMER_EVENT_CONTINUE + 10,
689 SNDRV_TIMER_EVENT_MPAUSE = SNDRV_TIMER_EVENT_PAUSE + 10,
a501dfa3
JK		 690 SNDRV_TIMER_EVENT_MSUSPEND = SNDRV_TIMER_EVENT_SUSPEND + 10,
691 SNDRV_TIMER_EVENT_MRESUME = SNDRV_TIMER_EVENT_RESUME + 10,
1da177e4
LT		 692};
693
512bbd6a
TI		 694struct snd_timer_tread {
695 int event;
1da177e4
LT		 696 struct timespec tstamp;
697 unsigned int val;
698};
699
700/****************************************************************************
701 * *
702 * Section for driver control interface - /dev/snd/control? *
703 * *
704 ****************************************************************************/
705
ff33f230 706#define SNDRV_CTL_VERSION SNDRV_PROTOCOL_VERSION(2, 0, 6)
1da177e4 707
512bbd6a 708struct snd_ctl_card_info {
1da177e4
LT		 709 int card; /* card number */
710 int pad; /* reserved for future (was type) */
711 unsigned char id[16]; /* ID of card (user selectable) */
712 unsigned char driver[16]; /* Driver name */
713 unsigned char name[32]; /* Short name of soundcard */
714 unsigned char longname[80]; /* name + info text about soundcard */
715 unsigned char reserved_[16]; /* reserved for future (was ID of mixer) */
716 unsigned char mixername[80]; /* visual mixer identification */
ff33f230 717 unsigned char components[128]; /* card components / fine identification, delimited with one space (AC97 etc..) */
1da177e4
LT		 718};
719
512bbd6a
TI		 720typedef int __bitwise snd_ctl_elem_type_t;
721#define SNDRV_CTL_ELEM_TYPE_NONE ((__force snd_ctl_elem_type_t) 0) /* invalid */
722#define SNDRV_CTL_ELEM_TYPE_BOOLEAN ((__force snd_ctl_elem_type_t) 1) /* boolean type */
723#define SNDRV_CTL_ELEM_TYPE_INTEGER ((__force snd_ctl_elem_type_t) 2) /* integer type */
724#define SNDRV_CTL_ELEM_TYPE_ENUMERATED ((__force snd_ctl_elem_type_t) 3) /* enumerated type */
725#define SNDRV_CTL_ELEM_TYPE_BYTES ((__force snd_ctl_elem_type_t) 4) /* byte array */
726#define SNDRV_CTL_ELEM_TYPE_IEC958 ((__force snd_ctl_elem_type_t) 5) /* IEC958 (S/PDIF) setup */
727#define SNDRV_CTL_ELEM_TYPE_INTEGER64 ((__force snd_ctl_elem_type_t) 6) /* 64-bit integer type */
728#define SNDRV_CTL_ELEM_TYPE_LAST SNDRV_CTL_ELEM_TYPE_INTEGER64
729
730typedef int __bitwise snd_ctl_elem_iface_t;
731#define SNDRV_CTL_ELEM_IFACE_CARD ((__force snd_ctl_elem_iface_t) 0) /* global control */
732#define SNDRV_CTL_ELEM_IFACE_HWDEP ((__force snd_ctl_elem_iface_t) 1) /* hardware dependent device */
733#define SNDRV_CTL_ELEM_IFACE_MIXER ((__force snd_ctl_elem_iface_t) 2) /* virtual mixer device */
734#define SNDRV_CTL_ELEM_IFACE_PCM ((__force snd_ctl_elem_iface_t) 3) /* PCM device */
735#define SNDRV_CTL_ELEM_IFACE_RAWMIDI ((__force snd_ctl_elem_iface_t) 4) /* RawMidi device */
736#define SNDRV_CTL_ELEM_IFACE_TIMER ((__force snd_ctl_elem_iface_t) 5) /* timer device */
737#define SNDRV_CTL_ELEM_IFACE_SEQUENCER ((__force snd_ctl_elem_iface_t) 6) /* sequencer client */
738#define SNDRV_CTL_ELEM_IFACE_LAST SNDRV_CTL_ELEM_IFACE_SEQUENCER
1da177e4
LT		 739
740#define SNDRV_CTL_ELEM_ACCESS_READ (1<<0)
741#define SNDRV_CTL_ELEM_ACCESS_WRITE (1<<1)
742#define SNDRV_CTL_ELEM_ACCESS_READWRITE (SNDRV_CTL_ELEM_ACCESS_READ|SNDRV_CTL_ELEM_ACCESS_WRITE)
743#define SNDRV_CTL_ELEM_ACCESS_VOLATILE (1<<2) /* control value may be changed without a notification */
8aa9b586
JK		 744#define SNDRV_CTL_ELEM_ACCESS_TIMESTAMP (1<<3) /* when was control changed */
745#define SNDRV_CTL_ELEM_ACCESS_TLV_READ (1<<4) /* TLV read is possible */
746#define SNDRV_CTL_ELEM_ACCESS_TLV_WRITE (1<<5) /* TLV write is possible */
747#define SNDRV_CTL_ELEM_ACCESS_TLV_READWRITE (SNDRV_CTL_ELEM_ACCESS_TLV_READ|SNDRV_CTL_ELEM_ACCESS_TLV_WRITE)
748#define SNDRV_CTL_ELEM_ACCESS_TLV_COMMAND (1<<6) /* TLV command is possible */
1da177e4
LT		 749#define SNDRV_CTL_ELEM_ACCESS_INACTIVE (1<<8) /* control does actually nothing, but may be updated */
750#define SNDRV_CTL_ELEM_ACCESS_LOCK (1<<9) /* write lock */
751#define SNDRV_CTL_ELEM_ACCESS_OWNER (1<<10) /* write lock owner */
8aa9b586 752#define SNDRV_CTL_ELEM_ACCESS_TLV_CALLBACK (1<<28) /* kernel use a TLV callback */
1da177e4 753#define SNDRV_CTL_ELEM_ACCESS_USER (1<<29) /* user space element */
8ace4f3c 754/* bits 30 and 31 are obsoleted (for indirect access) */
1da177e4
LT		 755
756/* for further details see the ACPI and PCI power management specification */
757#define SNDRV_CTL_POWER_D0 0x0000 /* full On */
758#define SNDRV_CTL_POWER_D1 0x0100 /* partial On */
759#define SNDRV_CTL_POWER_D2 0x0200 /* partial On */
760#define SNDRV_CTL_POWER_D3 0x0300 /* Off */
761#define SNDRV_CTL_POWER_D3hot (SNDRV_CTL_POWER_D3|0x0000) /* Off, with power */
762#define SNDRV_CTL_POWER_D3cold (SNDRV_CTL_POWER_D3|0x0001) /* Off, without power */
763
512bbd6a 764struct snd_ctl_elem_id {
1da177e4 765 unsigned int numid; /* numeric identifier, zero = invalid */
512bbd6a 766 snd_ctl_elem_iface_t iface; /* interface identifier */
1da177e4
LT		 767 unsigned int device; /* device/client number */
768 unsigned int subdevice; /* subdevice (substream) number */
89485d49 769 unsigned char name[44]; /* ASCII name of item */
1da177e4
LT		 770 unsigned int index; /* index of item */
771};
772
512bbd6a 773struct snd_ctl_elem_list {
1da177e4
LT		 774 unsigned int offset; /* W: first element ID to get */
775 unsigned int space; /* W: count of element IDs to get */
776 unsigned int used; /* R: count of element IDs set */
777 unsigned int count; /* R: count of all elements */
512bbd6a 778 struct snd_ctl_elem_id __user *pids; /* R: IDs */
1da177e4
LT		 779 unsigned char reserved[50];
780};
781
512bbd6a
TI		 782struct snd_ctl_elem_info {
783 struct snd_ctl_elem_id id; /* W: element ID */
784 snd_ctl_elem_type_t type; /* R: value type - SNDRV_CTL_ELEM_TYPE_* */
1da177e4
LT		 785 unsigned int access; /* R: value access (bitmask) - SNDRV_CTL_ELEM_ACCESS_* */
786 unsigned int count; /* count of values */
85efde6f 787 __kernel_pid_t owner; /* owner's PID of this control */
1da177e4
LT		 788 union {
789 struct {
790 long min; /* R: minimum value */
791 long max; /* R: maximum value */
792 long step; /* R: step (0 variable) */
793 } integer;
794 struct {
795 long long min; /* R: minimum value */
796 long long max; /* R: maximum value */
797 long long step; /* R: step (0 variable) */
798 } integer64;
799 struct {
800 unsigned int items; /* R: number of items */
801 unsigned int item; /* W: item number */
802 char name[64]; /* R: value name */
803 } enumerated;
804 unsigned char reserved[128];
805 } value;
806 union {
807 unsigned short d[4]; /* dimensions */
8ace4f3c 808 unsigned short *d_ptr; /* indirect - obsoleted */
1da177e4
LT		 809 } dimen;
810 unsigned char reserved[64-4*sizeof(unsigned short)];
811};
812
512bbd6a
TI		 813struct snd_ctl_elem_value {
814 struct snd_ctl_elem_id id; /* W: element ID */
8ace4f3c 815 unsigned int indirect: 1; /* W: indirect access - obsoleted */
89485d49 816 union {
1da177e4
LT		 817 union {
818 long value[128];
8ace4f3c 819 long *value_ptr; /* obsoleted */
1da177e4
LT		 820 } integer;
821 union {
822 long long value[64];
8ace4f3c 823 long long *value_ptr; /* obsoleted */
1da177e4
LT		 824 } integer64;
825 union {
826 unsigned int item[128];
8ace4f3c 827 unsigned int *item_ptr; /* obsoleted */
1da177e4
LT		 828 } enumerated;
829 union {
830 unsigned char data[512];
8ace4f3c 831 unsigned char *data_ptr; /* obsoleted */
1da177e4 832 } bytes;
512bbd6a 833 struct snd_aes_iec958 iec958;
89485d49 834 } value; /* RO */
1da177e4 835 struct timespec tstamp;
89485d49 836 unsigned char reserved[128-sizeof(struct timespec)];
1da177e4
LT		 837};
838
42750b04 839struct snd_ctl_tlv {
89485d49
DM		 840 unsigned int numid; /* control element numeric identification */
841 unsigned int length; /* in bytes aligned to 4 */
842 unsigned int tlv[0]; /* first TLV */
42750b04
JK		 843};
844
78a05b52
TI		 845#define SNDRV_CTL_IOCTL_PVERSION _IOR('U', 0x00, int)
846#define SNDRV_CTL_IOCTL_CARD_INFO _IOR('U', 0x01, struct snd_ctl_card_info)
847#define SNDRV_CTL_IOCTL_ELEM_LIST _IOWR('U', 0x10, struct snd_ctl_elem_list)
848#define SNDRV_CTL_IOCTL_ELEM_INFO _IOWR('U', 0x11, struct snd_ctl_elem_info)
849#define SNDRV_CTL_IOCTL_ELEM_READ _IOWR('U', 0x12, struct snd_ctl_elem_value)
850#define SNDRV_CTL_IOCTL_ELEM_WRITE _IOWR('U', 0x13, struct snd_ctl_elem_value)
851#define SNDRV_CTL_IOCTL_ELEM_LOCK _IOW('U', 0x14, struct snd_ctl_elem_id)
852#define SNDRV_CTL_IOCTL_ELEM_UNLOCK _IOW('U', 0x15, struct snd_ctl_elem_id)
853#define SNDRV_CTL_IOCTL_SUBSCRIBE_EVENTS _IOWR('U', 0x16, int)
854#define SNDRV_CTL_IOCTL_ELEM_ADD _IOWR('U', 0x17, struct snd_ctl_elem_info)
855#define SNDRV_CTL_IOCTL_ELEM_REPLACE _IOWR('U', 0x18, struct snd_ctl_elem_info)
856#define SNDRV_CTL_IOCTL_ELEM_REMOVE _IOWR('U', 0x19, struct snd_ctl_elem_id)
857#define SNDRV_CTL_IOCTL_TLV_READ _IOWR('U', 0x1a, struct snd_ctl_tlv)
858#define SNDRV_CTL_IOCTL_TLV_WRITE _IOWR('U', 0x1b, struct snd_ctl_tlv)
859#define SNDRV_CTL_IOCTL_TLV_COMMAND _IOWR('U', 0x1c, struct snd_ctl_tlv)
860#define SNDRV_CTL_IOCTL_HWDEP_NEXT_DEVICE _IOWR('U', 0x20, int)
861#define SNDRV_CTL_IOCTL_HWDEP_INFO _IOR('U', 0x21, struct snd_hwdep_info)
862#define SNDRV_CTL_IOCTL_PCM_NEXT_DEVICE _IOR('U', 0x30, int)
863#define SNDRV_CTL_IOCTL_PCM_INFO _IOWR('U', 0x31, struct snd_pcm_info)
864#define SNDRV_CTL_IOCTL_PCM_PREFER_SUBDEVICE _IOW('U', 0x32, int)
865#define SNDRV_CTL_IOCTL_RAWMIDI_NEXT_DEVICE _IOWR('U', 0x40, int)
866#define SNDRV_CTL_IOCTL_RAWMIDI_INFO _IOWR('U', 0x41, struct snd_rawmidi_info)
867#define SNDRV_CTL_IOCTL_RAWMIDI_PREFER_SUBDEVICE _IOW('U', 0x42, int)
868#define SNDRV_CTL_IOCTL_POWER _IOWR('U', 0xd0, int)
869#define SNDRV_CTL_IOCTL_POWER_STATE _IOR('U', 0xd1, int)
1da177e4
LT		 870
871/*
872 * Read interface.
873 */
874
875enum sndrv_ctl_event_type {
876 SNDRV_CTL_EVENT_ELEM = 0,
877 SNDRV_CTL_EVENT_LAST = SNDRV_CTL_EVENT_ELEM,
878};
879
880#define SNDRV_CTL_EVENT_MASK_VALUE (1<<0) /* element value was changed */
881#define SNDRV_CTL_EVENT_MASK_INFO (1<<1) /* element info was changed */
882#define SNDRV_CTL_EVENT_MASK_ADD (1<<2) /* element was added */
8aa9b586 883#define SNDRV_CTL_EVENT_MASK_TLV (1<<3) /* element TLV tree was changed */
1da177e4
LT		 884#define SNDRV_CTL_EVENT_MASK_REMOVE (~0U) /* element was removed */
885
512bbd6a
TI		 886struct snd_ctl_event {
887 int type; /* event type - SNDRV_CTL_EVENT_* */
1da177e4
LT		 888 union {
889 struct {
890 unsigned int mask;
512bbd6a 891 struct snd_ctl_elem_id id;
1da177e4 892 } elem;
89485d49
DM		 893 unsigned char data8[60];
894 } data;
1da177e4
LT		 895};
896
897/*
898 * Control names
899 */
900
901#define SNDRV_CTL_NAME_NONE ""
902#define SNDRV_CTL_NAME_PLAYBACK "Playback "
903#define SNDRV_CTL_NAME_CAPTURE "Capture "
904
905#define SNDRV_CTL_NAME_IEC958_NONE ""
906#define SNDRV_CTL_NAME_IEC958_SWITCH "Switch"
907#define SNDRV_CTL_NAME_IEC958_VOLUME "Volume"
908#define SNDRV_CTL_NAME_IEC958_DEFAULT "Default"
909#define SNDRV_CTL_NAME_IEC958_MASK "Mask"
910#define SNDRV_CTL_NAME_IEC958_CON_MASK "Con Mask"
911#define SNDRV_CTL_NAME_IEC958_PRO_MASK "Pro Mask"
912#define SNDRV_CTL_NAME_IEC958_PCM_STREAM "PCM Stream"
913#define SNDRV_CTL_NAME_IEC958(expl,direction,what) "IEC958 " expl SNDRV_CTL_NAME_##direction SNDRV_CTL_NAME_IEC958_##what
914
1da177e4 915#endif /* __SOUND_ASOUND_H */
Clone of davem's net-next-2.6 tree