]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/scsi/libata-core.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[PATCH] libata-dev: Remove ATA_PROT_PIO_MULT
[net-next-2.6.git] / drivers / scsi / libata-core.c
CommitLineData
1da177e4 1/*
af36d7f0
JG		 2 * libata-core.c - helper library for ATA
3 *
4 * Maintained by: Jeff Garzik <jgarzik@pobox.com>
5 * Please ALWAYS copy linux-ide@vger.kernel.org
6 * on emails.
7 *
8 * Copyright 2003-2004 Red Hat, Inc. All rights reserved.
9 * Copyright 2003-2004 Jeff Garzik
10 *
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2, or (at your option)
15 * any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; see the file COPYING. If not, write to
24 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
25 *
26 *
27 * libata documentation is available via 'make {ps|pdf}docs',
28 * as Documentation/DocBook/libata.*
29 *
30 * Hardware documentation available from http://www.t13.org/ and
31 * http://www.sata-io.org/
32 *
1da177e4
LT		 33 */
34
35#include <linux/config.h>
36#include <linux/kernel.h>
37#include <linux/module.h>
38#include <linux/pci.h>
39#include <linux/init.h>
40#include <linux/list.h>
41#include <linux/mm.h>
42#include <linux/highmem.h>
43#include <linux/spinlock.h>
44#include <linux/blkdev.h>
45#include <linux/delay.h>
46#include <linux/timer.h>
47#include <linux/interrupt.h>
48#include <linux/completion.h>
49#include <linux/suspend.h>
50#include <linux/workqueue.h>
67846b30 51#include <linux/jiffies.h>
378f058c 52#include <linux/scatterlist.h>
1da177e4 53#include <scsi/scsi.h>
1da177e4 54#include "scsi_priv.h"
193515d5 55#include <scsi/scsi_cmnd.h>
1da177e4
LT		 56#include <scsi/scsi_host.h>
57#include <linux/libata.h>
58#include <asm/io.h>
59#include <asm/semaphore.h>
60#include <asm/byteorder.h>
61
62#include "libata.h"
63
6aff8f1f
TH		 64static unsigned int ata_dev_init_params(struct ata_port *ap,
65 struct ata_device *dev);
1da177e4
LT		 66static void ata_set_mode(struct ata_port *ap);
67static void ata_dev_set_xfermode(struct ata_port *ap, struct ata_device *dev);
a6d5a51c
TH		 68static unsigned int ata_dev_xfermask(struct ata_port *ap,
69 struct ata_device *dev);
1da177e4
LT		 70
71static unsigned int ata_unique_id = 1;
72static struct workqueue_struct *ata_wq;
73
418dc1f5 74int atapi_enabled = 1;
1623c81e
JG		 75module_param(atapi_enabled, int, 0444);
76MODULE_PARM_DESC(atapi_enabled, "Enable discovery of ATAPI devices (0=off, 1=on)");
77
c3c013a2
JG		 78int libata_fua = 0;
79module_param_named(fua, libata_fua, int, 0444);
80MODULE_PARM_DESC(fua, "FUA support (0=off, 1=on)");
81
1da177e4
LT		 82MODULE_AUTHOR("Jeff Garzik");
83MODULE_DESCRIPTION("Library module for ATA devices");
84MODULE_LICENSE("GPL");
85MODULE_VERSION(DRV_VERSION);
86
0baab86b 87
1da177e4
LT		 88/**
89 * ata_tf_to_fis - Convert ATA taskfile to SATA FIS structure
90 * @tf: Taskfile to convert
91 * @fis: Buffer into which data will output
92 * @pmp: Port multiplier port
93 *
94 * Converts a standard ATA taskfile to a Serial ATA
95 * FIS structure (Register - Host to Device).
96 *
97 * LOCKING:
98 * Inherited from caller.
99 */
100
057ace5e 101void ata_tf_to_fis(const struct ata_taskfile *tf, u8 *fis, u8 pmp)
1da177e4
LT		 102{
103 fis[0] = 0x27; /* Register - Host to Device FIS */
104 fis[1] = (pmp & 0xf) | (1 << 7); /* Port multiplier number,
105 bit 7 indicates Command FIS */
106 fis[2] = tf->command;
107 fis[3] = tf->feature;
108
109 fis[4] = tf->lbal;
110 fis[5] = tf->lbam;
111 fis[6] = tf->lbah;
112 fis[7] = tf->device;
113
114 fis[8] = tf->hob_lbal;
115 fis[9] = tf->hob_lbam;
116 fis[10] = tf->hob_lbah;
117 fis[11] = tf->hob_feature;
118
119 fis[12] = tf->nsect;
120 fis[13] = tf->hob_nsect;
121 fis[14] = 0;
122 fis[15] = tf->ctl;
123
124 fis[16] = 0;
125 fis[17] = 0;
126 fis[18] = 0;
127 fis[19] = 0;
128}
129
130/**
131 * ata_tf_from_fis - Convert SATA FIS to ATA taskfile
132 * @fis: Buffer from which data will be input
133 * @tf: Taskfile to output
134 *
e12a1be6 135 * Converts a serial ATA FIS structure to a standard ATA taskfile.
1da177e4
LT		 136 *
137 * LOCKING:
138 * Inherited from caller.
139 */
140
057ace5e 141void ata_tf_from_fis(const u8 *fis, struct ata_taskfile *tf)
1da177e4
LT		 142{
143 tf->command = fis[2]; /* status */
144 tf->feature = fis[3]; /* error */
145
146 tf->lbal = fis[4];
147 tf->lbam = fis[5];
148 tf->lbah = fis[6];
149 tf->device = fis[7];
150
151 tf->hob_lbal = fis[8];
152 tf->hob_lbam = fis[9];
153 tf->hob_lbah = fis[10];
154
155 tf->nsect = fis[12];
156 tf->hob_nsect = fis[13];
157}
158
8cbd6df1
AL		 159static const u8 ata_rw_cmds[] = {
160 /* pio multi */
161 ATA_CMD_READ_MULTI,
162 ATA_CMD_WRITE_MULTI,
163 ATA_CMD_READ_MULTI_EXT,
164 ATA_CMD_WRITE_MULTI_EXT,
9a3dccc4
TH		 165 0,
166 0,
167 0,
168 ATA_CMD_WRITE_MULTI_FUA_EXT,
8cbd6df1
AL		 169 /* pio */
170 ATA_CMD_PIO_READ,
171 ATA_CMD_PIO_WRITE,
172 ATA_CMD_PIO_READ_EXT,
173 ATA_CMD_PIO_WRITE_EXT,
9a3dccc4
TH		 174 0,
175 0,
176 0,
177 0,
8cbd6df1
AL		 178 /* dma */
179 ATA_CMD_READ,
180 ATA_CMD_WRITE,
181 ATA_CMD_READ_EXT,
9a3dccc4
TH		 182 ATA_CMD_WRITE_EXT,
183 0,
184 0,
185 0,
186 ATA_CMD_WRITE_FUA_EXT
8cbd6df1 187};
1da177e4
LT		 188
189/**
8cbd6df1
AL		 190 * ata_rwcmd_protocol - set taskfile r/w commands and protocol
191 * @qc: command to examine and configure
1da177e4 192 *
8cbd6df1
AL		 193 * Examine the device configuration and tf->flags to calculate
194 * the proper read/write commands and protocol to use.
1da177e4
LT		 195 *
196 * LOCKING:
197 * caller.
198 */
9a3dccc4 199int ata_rwcmd_protocol(struct ata_queued_cmd *qc)
1da177e4 200{
8cbd6df1
AL		 201 struct ata_taskfile *tf = &qc->tf;
202 struct ata_device *dev = qc->dev;
9a3dccc4 203 u8 cmd;
1da177e4 204
9a3dccc4 205 int index, fua, lba48, write;
8cbd6df1 206
9a3dccc4 207 fua = (tf->flags & ATA_TFLAG_FUA) ? 4 : 0;
8cbd6df1
AL		 208 lba48 = (tf->flags & ATA_TFLAG_LBA48) ? 2 : 0;
209 write = (tf->flags & ATA_TFLAG_WRITE) ? 1 : 0;
1da177e4 210
8cbd6df1
AL		 211 if (dev->flags & ATA_DFLAG_PIO) {
212 tf->protocol = ATA_PROT_PIO;
9a3dccc4 213 index = dev->multi_count ? 0 : 8;
8d238e01
AC		 214 } else if (lba48 && (qc->ap->flags & ATA_FLAG_PIO_LBA48)) {
215 /* Unable to use DMA due to host limitation */
216 tf->protocol = ATA_PROT_PIO;
0565c26d 217 index = dev->multi_count ? 0 : 8;
8cbd6df1
AL		 218 } else {
219 tf->protocol = ATA_PROT_DMA;
9a3dccc4 220 index = 16;
8cbd6df1 221 }
1da177e4 222
9a3dccc4
TH		 223 cmd = ata_rw_cmds[index + fua + lba48 + write];
224 if (cmd) {
225 tf->command = cmd;
226 return 0;
227 }
228 return -1;
1da177e4
LT		 229}
230
cb95d562
TH		 231/**
232 * ata_pack_xfermask - Pack pio, mwdma and udma masks into xfer_mask
233 * @pio_mask: pio_mask
234 * @mwdma_mask: mwdma_mask
235 * @udma_mask: udma_mask
236 *
237 * Pack @pio_mask, @mwdma_mask and @udma_mask into a single
238 * unsigned int xfer_mask.
239 *
240 * LOCKING:
241 * None.
242 *
243 * RETURNS:
244 * Packed xfer_mask.
245 */
246static unsigned int ata_pack_xfermask(unsigned int pio_mask,
247 unsigned int mwdma_mask,
248 unsigned int udma_mask)
249{
250 return ((pio_mask << ATA_SHIFT_PIO) & ATA_MASK_PIO) |
251 ((mwdma_mask << ATA_SHIFT_MWDMA) & ATA_MASK_MWDMA) |
252 ((udma_mask << ATA_SHIFT_UDMA) & ATA_MASK_UDMA);
253}
254
255static const struct ata_xfer_ent {
256 unsigned int shift, bits;
257 u8 base;
258} ata_xfer_tbl[] = {
259 { ATA_SHIFT_PIO, ATA_BITS_PIO, XFER_PIO_0 },
260 { ATA_SHIFT_MWDMA, ATA_BITS_MWDMA, XFER_MW_DMA_0 },
261 { ATA_SHIFT_UDMA, ATA_BITS_UDMA, XFER_UDMA_0 },
262 { -1, },
263};
264
265/**
266 * ata_xfer_mask2mode - Find matching XFER_* for the given xfer_mask
267 * @xfer_mask: xfer_mask of interest
268 *
269 * Return matching XFER_* value for @xfer_mask. Only the highest
270 * bit of @xfer_mask is considered.
271 *
272 * LOCKING:
273 * None.
274 *
275 * RETURNS:
276 * Matching XFER_* value, 0 if no match found.
277 */
278static u8 ata_xfer_mask2mode(unsigned int xfer_mask)
279{
280 int highbit = fls(xfer_mask) - 1;
281 const struct ata_xfer_ent *ent;
282
283 for (ent = ata_xfer_tbl; ent->shift >= 0; ent++)
284 if (highbit >= ent->shift && highbit < ent->shift + ent->bits)
285 return ent->base + highbit - ent->shift;
286 return 0;
287}
288
289/**
290 * ata_xfer_mode2mask - Find matching xfer_mask for XFER_*
291 * @xfer_mode: XFER_* of interest
292 *
293 * Return matching xfer_mask for @xfer_mode.
294 *
295 * LOCKING:
296 * None.
297 *
298 * RETURNS:
299 * Matching xfer_mask, 0 if no match found.
300 */
301static unsigned int ata_xfer_mode2mask(u8 xfer_mode)
302{
303 const struct ata_xfer_ent *ent;
304
305 for (ent = ata_xfer_tbl; ent->shift >= 0; ent++)
306 if (xfer_mode >= ent->base && xfer_mode < ent->base + ent->bits)
307 return 1 << (ent->shift + xfer_mode - ent->base);
308 return 0;
309}
310
311/**
312 * ata_xfer_mode2shift - Find matching xfer_shift for XFER_*
313 * @xfer_mode: XFER_* of interest
314 *
315 * Return matching xfer_shift for @xfer_mode.
316 *
317 * LOCKING:
318 * None.
319 *
320 * RETURNS:
321 * Matching xfer_shift, -1 if no match found.
322 */
323static int ata_xfer_mode2shift(unsigned int xfer_mode)
324{
325 const struct ata_xfer_ent *ent;
326
327 for (ent = ata_xfer_tbl; ent->shift >= 0; ent++)
328 if (xfer_mode >= ent->base && xfer_mode < ent->base + ent->bits)
329 return ent->shift;
330 return -1;
331}
332
1da177e4 333/**
1da7b0d0
TH		 334 * ata_mode_string - convert xfer_mask to string
335 * @xfer_mask: mask of bits supported; only highest bit counts.
1da177e4
LT		 336 *
337 * Determine string which represents the highest speed
1da7b0d0 338 * (highest bit in @modemask).
1da177e4
LT		 339 *
340 * LOCKING:
341 * None.
342 *
343 * RETURNS:
344 * Constant C string representing highest speed listed in
1da7b0d0 345 * @mode_mask, or the constant C string "<n/a>".
1da177e4 346 */
1da7b0d0 347static const char *ata_mode_string(unsigned int xfer_mask)
1da177e4 348{
75f554bc
TH		 349 static const char * const xfer_mode_str[] = {
350 "PIO0",
351 "PIO1",
352 "PIO2",
353 "PIO3",
354 "PIO4",
355 "MWDMA0",
356 "MWDMA1",
357 "MWDMA2",
358 "UDMA/16",
359 "UDMA/25",
360 "UDMA/33",
361 "UDMA/44",
362 "UDMA/66",
363 "UDMA/100",
364 "UDMA/133",
365 "UDMA7",
366 };
1da7b0d0 367 int highbit;
1da177e4 368
1da7b0d0
TH		 369 highbit = fls(xfer_mask) - 1;
370 if (highbit >= 0 && highbit < ARRAY_SIZE(xfer_mode_str))
371 return xfer_mode_str[highbit];
1da177e4 372 return "<n/a>";
1da177e4
LT		 373}
374
375/**
376 * ata_pio_devchk - PATA device presence detection
377 * @ap: ATA channel to examine
378 * @device: Device to examine (starting at zero)
379 *
380 * This technique was originally described in
381 * Hale Landis's ATADRVR (www.ata-atapi.com), and
382 * later found its way into the ATA/ATAPI spec.
383 *
384 * Write a pattern to the ATA shadow registers,
385 * and if a device is present, it will respond by
386 * correctly storing and echoing back the
387 * ATA shadow register contents.
388 *
389 * LOCKING:
390 * caller.
391 */
392
393static unsigned int ata_pio_devchk(struct ata_port *ap,
394 unsigned int device)
395{
396 struct ata_ioports *ioaddr = &ap->ioaddr;
397 u8 nsect, lbal;
398
399 ap->ops->dev_select(ap, device);
400
401 outb(0x55, ioaddr->nsect_addr);
402 outb(0xaa, ioaddr->lbal_addr);
403
404 outb(0xaa, ioaddr->nsect_addr);
405 outb(0x55, ioaddr->lbal_addr);
406
407 outb(0x55, ioaddr->nsect_addr);
408 outb(0xaa, ioaddr->lbal_addr);
409
410 nsect = inb(ioaddr->nsect_addr);
411 lbal = inb(ioaddr->lbal_addr);
412
413 if ((nsect == 0x55) && (lbal == 0xaa))
414 return 1; /* we found a device */
415
416 return 0; /* nothing found */
417}
418
419/**
420 * ata_mmio_devchk - PATA device presence detection
421 * @ap: ATA channel to examine
422 * @device: Device to examine (starting at zero)
423 *
424 * This technique was originally described in
425 * Hale Landis's ATADRVR (www.ata-atapi.com), and
426 * later found its way into the ATA/ATAPI spec.
427 *
428 * Write a pattern to the ATA shadow registers,
429 * and if a device is present, it will respond by
430 * correctly storing and echoing back the
431 * ATA shadow register contents.
432 *
433 * LOCKING:
434 * caller.
435 */
436
437static unsigned int ata_mmio_devchk(struct ata_port *ap,
438 unsigned int device)
439{
440 struct ata_ioports *ioaddr = &ap->ioaddr;
441 u8 nsect, lbal;
442
443 ap->ops->dev_select(ap, device);
444
445 writeb(0x55, (void __iomem *) ioaddr->nsect_addr);
446 writeb(0xaa, (void __iomem *) ioaddr->lbal_addr);
447
448 writeb(0xaa, (void __iomem *) ioaddr->nsect_addr);
449 writeb(0x55, (void __iomem *) ioaddr->lbal_addr);
450
451 writeb(0x55, (void __iomem *) ioaddr->nsect_addr);
452 writeb(0xaa, (void __iomem *) ioaddr->lbal_addr);
453
454 nsect = readb((void __iomem *) ioaddr->nsect_addr);
455 lbal = readb((void __iomem *) ioaddr->lbal_addr);
456
457 if ((nsect == 0x55) && (lbal == 0xaa))
458 return 1; /* we found a device */
459
460 return 0; /* nothing found */
461}
462
463/**
464 * ata_devchk - PATA device presence detection
465 * @ap: ATA channel to examine
466 * @device: Device to examine (starting at zero)
467 *
468 * Dispatch ATA device presence detection, depending
469 * on whether we are using PIO or MMIO to talk to the
470 * ATA shadow registers.
471 *
472 * LOCKING:
473 * caller.
474 */
475
476static unsigned int ata_devchk(struct ata_port *ap,
477 unsigned int device)
478{
479 if (ap->flags & ATA_FLAG_MMIO)
480 return ata_mmio_devchk(ap, device);
481 return ata_pio_devchk(ap, device);
482}
483
484/**
485 * ata_dev_classify - determine device type based on ATA-spec signature
486 * @tf: ATA taskfile register set for device to be identified
487 *
488 * Determine from taskfile register contents whether a device is
489 * ATA or ATAPI, as per "Signature and persistence" section
490 * of ATA/PI spec (volume 1, sect 5.14).
491 *
492 * LOCKING:
493 * None.
494 *
495 * RETURNS:
496 * Device type, %ATA_DEV_ATA, %ATA_DEV_ATAPI, or %ATA_DEV_UNKNOWN
497 * the event of failure.
498 */
499
057ace5e 500unsigned int ata_dev_classify(const struct ata_taskfile *tf)
1da177e4
LT		 501{
502 /* Apple's open source Darwin code hints that some devices only
503 * put a proper signature into the LBA mid/high registers,
504 * So, we only check those. It's sufficient for uniqueness.
505 */
506
507 if (((tf->lbam == 0) && (tf->lbah == 0)) ||
508 ((tf->lbam == 0x3c) && (tf->lbah == 0xc3))) {
509 DPRINTK("found ATA device by sig\n");
510 return ATA_DEV_ATA;
511 }
512
513 if (((tf->lbam == 0x14) && (tf->lbah == 0xeb)) ||
514 ((tf->lbam == 0x69) && (tf->lbah == 0x96))) {
515 DPRINTK("found ATAPI device by sig\n");
516 return ATA_DEV_ATAPI;
517 }
518
519 DPRINTK("unknown device\n");
520 return ATA_DEV_UNKNOWN;
521}
522
523/**
524 * ata_dev_try_classify - Parse returned ATA device signature
525 * @ap: ATA channel to examine
526 * @device: Device to examine (starting at zero)
b4dc7623 527 * @r_err: Value of error register on completion
1da177e4
LT		 528 *
529 * After an event -- SRST, E.D.D., or SATA COMRESET -- occurs,
530 * an ATA/ATAPI-defined set of values is placed in the ATA
531 * shadow registers, indicating the results of device detection
532 * and diagnostics.
533 *
534 * Select the ATA device, and read the values from the ATA shadow
535 * registers. Then parse according to the Error register value,
536 * and the spec-defined values examined by ata_dev_classify().
537 *
538 * LOCKING:
539 * caller.
b4dc7623
TH		 540 *
541 * RETURNS:
542 * Device type - %ATA_DEV_ATA, %ATA_DEV_ATAPI or %ATA_DEV_NONE.
1da177e4
LT		 543 */
544
b4dc7623
TH		 545static unsigned int
546ata_dev_try_classify(struct ata_port *ap, unsigned int device, u8 *r_err)
1da177e4 547{
1da177e4
LT		 548 struct ata_taskfile tf;
549 unsigned int class;
550 u8 err;
551
552 ap->ops->dev_select(ap, device);
553
554 memset(&tf, 0, sizeof(tf));
555
1da177e4 556 ap->ops->tf_read(ap, &tf);
0169e284 557 err = tf.feature;
b4dc7623
TH		 558 if (r_err)
559 *r_err = err;
1da177e4
LT		 560
561 /* see if device passed diags */
562 if (err == 1)
563 /* do nothing */ ;
564 else if ((device == 0) && (err == 0x81))
565 /* do nothing */ ;
566 else
b4dc7623 567 return ATA_DEV_NONE;
1da177e4 568
b4dc7623 569 /* determine if device is ATA or ATAPI */
1da177e4 570 class = ata_dev_classify(&tf);
b4dc7623 571
1da177e4 572 if (class == ATA_DEV_UNKNOWN)
b4dc7623 573 return ATA_DEV_NONE;
1da177e4 574 if ((class == ATA_DEV_ATA) && (ata_chk_status(ap) == 0))
b4dc7623
TH		 575 return ATA_DEV_NONE;
576 return class;
1da177e4
LT		 577}
578
579/**
6a62a04d 580 * ata_id_string - Convert IDENTIFY DEVICE page into string
1da177e4
LT		 581 * @id: IDENTIFY DEVICE results we will examine
582 * @s: string into which data is output
583 * @ofs: offset into identify device page
584 * @len: length of string to return. must be an even number.
585 *
586 * The strings in the IDENTIFY DEVICE page are broken up into
587 * 16-bit chunks. Run through the string, and output each
588 * 8-bit chunk linearly, regardless of platform.
589 *
590 * LOCKING:
591 * caller.
592 */
593
6a62a04d
TH		 594void ata_id_string(const u16 *id, unsigned char *s,
595 unsigned int ofs, unsigned int len)
1da177e4
LT		 596{
597 unsigned int c;
598
599 while (len > 0) {
600 c = id[ofs] >> 8;
601 *s = c;
602 s++;
603
604 c = id[ofs] & 0xff;
605 *s = c;
606 s++;
607
608 ofs++;
609 len -= 2;
610 }
611}
612
0e949ff3 613/**
6a62a04d 614 * ata_id_c_string - Convert IDENTIFY DEVICE page into C string
0e949ff3
TH		 615 * @id: IDENTIFY DEVICE results we will examine
616 * @s: string into which data is output
617 * @ofs: offset into identify device page
618 * @len: length of string to return. must be an odd number.
619 *
6a62a04d 620 * This function is identical to ata_id_string except that it
0e949ff3
TH		 621 * trims trailing spaces and terminates the resulting string with
622 * null. @len must be actual maximum length (even number) + 1.
623 *
624 * LOCKING:
625 * caller.
626 */
6a62a04d
TH		 627void ata_id_c_string(const u16 *id, unsigned char *s,
628 unsigned int ofs, unsigned int len)
0e949ff3
TH		 629{
630 unsigned char *p;
631
632 WARN_ON(!(len & 1));
633
6a62a04d 634 ata_id_string(id, s, ofs, len - 1);
0e949ff3
TH		 635
636 p = s + strnlen(s, len - 1);
637 while (p > s && p[-1] == ' ')
638 p--;
639 *p = '\0';
640}
0baab86b 641
2940740b
TH		 642static u64 ata_id_n_sectors(const u16 *id)
643{
644 if (ata_id_has_lba(id)) {
645 if (ata_id_has_lba48(id))
646 return ata_id_u64(id, 100);
647 else
648 return ata_id_u32(id, 60);
649 } else {
650 if (ata_id_current_chs_valid(id))
651 return ata_id_u32(id, 57);
652 else
653 return id[1] * id[3] * id[6];
654 }
655}
656
0baab86b
EF		 657/**
658 * ata_noop_dev_select - Select device 0/1 on ATA bus
659 * @ap: ATA channel to manipulate
660 * @device: ATA device (numbered from zero) to select
661 *
662 * This function performs no actual function.
663 *
664 * May be used as the dev_select() entry in ata_port_operations.
665 *
666 * LOCKING:
667 * caller.
668 */
1da177e4
LT		 669void ata_noop_dev_select (struct ata_port *ap, unsigned int device)
670{
671}
672
0baab86b 673
1da177e4
LT		 674/**
675 * ata_std_dev_select - Select device 0/1 on ATA bus
676 * @ap: ATA channel to manipulate
677 * @device: ATA device (numbered from zero) to select
678 *
679 * Use the method defined in the ATA specification to
680 * make either device 0, or device 1, active on the
0baab86b
EF		 681 * ATA channel. Works with both PIO and MMIO.
682 *
683 * May be used as the dev_select() entry in ata_port_operations.
1da177e4
LT		 684 *
685 * LOCKING:
686 * caller.
687 */
688
689void ata_std_dev_select (struct ata_port *ap, unsigned int device)
690{
691 u8 tmp;
692
693 if (device == 0)
694 tmp = ATA_DEVICE_OBS;
695 else
696 tmp = ATA_DEVICE_OBS | ATA_DEV1;
697
698 if (ap->flags & ATA_FLAG_MMIO) {
699 writeb(tmp, (void __iomem *) ap->ioaddr.device_addr);
700 } else {
701 outb(tmp, ap->ioaddr.device_addr);
702 }
703 ata_pause(ap); /* needed; also flushes, for mmio */
704}
705
706/**
707 * ata_dev_select - Select device 0/1 on ATA bus
708 * @ap: ATA channel to manipulate
709 * @device: ATA device (numbered from zero) to select
710 * @wait: non-zero to wait for Status register BSY bit to clear
711 * @can_sleep: non-zero if context allows sleeping
712 *
713 * Use the method defined in the ATA specification to
714 * make either device 0, or device 1, active on the
715 * ATA channel.
716 *
717 * This is a high-level version of ata_std_dev_select(),
718 * which additionally provides the services of inserting
719 * the proper pauses and status polling, where needed.
720 *
721 * LOCKING:
722 * caller.
723 */
724
725void ata_dev_select(struct ata_port *ap, unsigned int device,
726 unsigned int wait, unsigned int can_sleep)
727{
728 VPRINTK("ENTER, ata%u: device %u, wait %u\n",
729 ap->id, device, wait);
730
731 if (wait)
732 ata_wait_idle(ap);
733
734 ap->ops->dev_select(ap, device);
735
736 if (wait) {
737 if (can_sleep && ap->device[device].class == ATA_DEV_ATAPI)
738 msleep(150);
739 ata_wait_idle(ap);
740 }
741}
742
743/**
744 * ata_dump_id - IDENTIFY DEVICE info debugging output
0bd3300a 745 * @id: IDENTIFY DEVICE page to dump
1da177e4 746 *
0bd3300a
TH		 747 * Dump selected 16-bit words from the given IDENTIFY DEVICE
748 * page.
1da177e4
LT		 749 *
750 * LOCKING:
751 * caller.
752 */
753
0bd3300a 754static inline void ata_dump_id(const u16 *id)
1da177e4
LT		 755{
756 DPRINTK("49==0x%04x "
757 "53==0x%04x "
758 "63==0x%04x "
759 "64==0x%04x "
760 "75==0x%04x \n",
0bd3300a
TH		 761 id[49],
762 id[53],
763 id[63],
764 id[64],
765 id[75]);
1da177e4
LT		 766 DPRINTK("80==0x%04x "
767 "81==0x%04x "
768 "82==0x%04x "
769 "83==0x%04x "
770 "84==0x%04x \n",
0bd3300a
TH		 771 id[80],
772 id[81],
773 id[82],
774 id[83],
775 id[84]);
1da177e4
LT		 776 DPRINTK("88==0x%04x "
777 "93==0x%04x\n",
0bd3300a
TH		 778 id[88],
779 id[93]);
1da177e4
LT		 780}
781
cb95d562
TH		 782/**
783 * ata_id_xfermask - Compute xfermask from the given IDENTIFY data
784 * @id: IDENTIFY data to compute xfer mask from
785 *
786 * Compute the xfermask for this device. This is not as trivial
787 * as it seems if we must consider early devices correctly.
788 *
789 * FIXME: pre IDE drive timing (do we care ?).
790 *
791 * LOCKING:
792 * None.
793 *
794 * RETURNS:
795 * Computed xfermask
796 */
797static unsigned int ata_id_xfermask(const u16 *id)
798{
799 unsigned int pio_mask, mwdma_mask, udma_mask;
800
801 /* Usual case. Word 53 indicates word 64 is valid */
802 if (id[ATA_ID_FIELD_VALID] & (1 << 1)) {
803 pio_mask = id[ATA_ID_PIO_MODES] & 0x03;
804 pio_mask <<= 3;
805 pio_mask |= 0x7;
806 } else {
807 /* If word 64 isn't valid then Word 51 high byte holds
808 * the PIO timing number for the maximum. Turn it into
809 * a mask.
810 */
811 pio_mask = (2 << (id[ATA_ID_OLD_PIO_MODES] & 0xFF)) - 1 ;
812
813 /* But wait.. there's more. Design your standards by
814 * committee and you too can get a free iordy field to
815 * process. However its the speeds not the modes that
816 * are supported... Note drivers using the timing API
817 * will get this right anyway
818 */
819 }
820
821 mwdma_mask = id[ATA_ID_MWDMA_MODES] & 0x07;
fb21f0d0
TH		 822
823 udma_mask = 0;
824 if (id[ATA_ID_FIELD_VALID] & (1 << 2))
825 udma_mask = id[ATA_ID_UDMA_MODES] & 0xff;
cb95d562
TH		 826
827 return ata_pack_xfermask(pio_mask, mwdma_mask, udma_mask);
828}
829
86e45b6b
TH		 830/**
831 * ata_port_queue_task - Queue port_task
832 * @ap: The ata_port to queue port_task for
833 *
834 * Schedule @fn(@data) for execution after @delay jiffies using
835 * port_task. There is one port_task per port and it's the
836 * user(low level driver)'s responsibility to make sure that only
837 * one task is active at any given time.
838 *
839 * libata core layer takes care of synchronization between
840 * port_task and EH. ata_port_queue_task() may be ignored for EH
841 * synchronization.
842 *
843 * LOCKING:
844 * Inherited from caller.
845 */
846void ata_port_queue_task(struct ata_port *ap, void (*fn)(void *), void *data,
847 unsigned long delay)
848{
849 int rc;
850
2e755f68 851 if (ap->flags & ATA_FLAG_FLUSH_PORT_TASK)
86e45b6b
TH		 852 return;
853
854 PREPARE_WORK(&ap->port_task, fn, data);
855
856 if (!delay)
857 rc = queue_work(ata_wq, &ap->port_task);
858 else
859 rc = queue_delayed_work(ata_wq, &ap->port_task, delay);
860
861 /* rc == 0 means that another user is using port task */
862 WARN_ON(rc == 0);
863}
864
865/**
866 * ata_port_flush_task - Flush port_task
867 * @ap: The ata_port to flush port_task for
868 *
869 * After this function completes, port_task is guranteed not to
870 * be running or scheduled.
871 *
872 * LOCKING:
873 * Kernel thread context (may sleep)
874 */
875void ata_port_flush_task(struct ata_port *ap)
876{
877 unsigned long flags;
878
879 DPRINTK("ENTER\n");
880
881 spin_lock_irqsave(&ap->host_set->lock, flags);
2e755f68 882 ap->flags |= ATA_FLAG_FLUSH_PORT_TASK;
86e45b6b
TH		 883 spin_unlock_irqrestore(&ap->host_set->lock, flags);
884
885 DPRINTK("flush #1\n");
886 flush_workqueue(ata_wq);
887
888 /*
889 * At this point, if a task is running, it's guaranteed to see
890 * the FLUSH flag; thus, it will never queue pio tasks again.
891 * Cancel and flush.
892 */
893 if (!cancel_delayed_work(&ap->port_task)) {
894 DPRINTK("flush #2\n");
895 flush_workqueue(ata_wq);
896 }
897
898 spin_lock_irqsave(&ap->host_set->lock, flags);
2e755f68 899 ap->flags &= ~ATA_FLAG_FLUSH_PORT_TASK;
86e45b6b
TH		 900 spin_unlock_irqrestore(&ap->host_set->lock, flags);
901
902 DPRINTK("EXIT\n");
903}
904
77853bf2 905void ata_qc_complete_internal(struct ata_queued_cmd *qc)
a2a7a662 906{
77853bf2 907 struct completion *waiting = qc->private_data;
a2a7a662 908
77853bf2 909 qc->ap->ops->tf_read(qc->ap, &qc->tf);
a2a7a662 910 complete(waiting);
a2a7a662
TH		 911}
912
913/**
914 * ata_exec_internal - execute libata internal command
915 * @ap: Port to which the command is sent
916 * @dev: Device to which the command is sent
917 * @tf: Taskfile registers for the command and the result
918 * @dma_dir: Data tranfer direction of the command
919 * @buf: Data buffer of the command
920 * @buflen: Length of data buffer
921 *
922 * Executes libata internal command with timeout. @tf contains
923 * command on entry and result on return. Timeout and error
924 * conditions are reported via return value. No recovery action
925 * is taken after a command times out. It's caller's duty to
926 * clean up after timeout.
927 *
928 * LOCKING:
929 * None. Should be called with kernel context, might sleep.
930 */
931
932static unsigned
933ata_exec_internal(struct ata_port *ap, struct ata_device *dev,
934 struct ata_taskfile *tf,
935 int dma_dir, void *buf, unsigned int buflen)
936{
937 u8 command = tf->command;
938 struct ata_queued_cmd *qc;
939 DECLARE_COMPLETION(wait);
940 unsigned long flags;
77853bf2 941 unsigned int err_mask;
a2a7a662
TH		 942
943 spin_lock_irqsave(&ap->host_set->lock, flags);
944
945 qc = ata_qc_new_init(ap, dev);
946 BUG_ON(qc == NULL);
947
948 qc->tf = *tf;
949 qc->dma_dir = dma_dir;
950 if (dma_dir != DMA_NONE) {
951 ata_sg_init_one(qc, buf, buflen);
952 qc->nsect = buflen / ATA_SECT_SIZE;
953 }
954
77853bf2 955 qc->private_data = &wait;
a2a7a662
TH		 956 qc->complete_fn = ata_qc_complete_internal;
957
9a3d9eb0
TH		 958 qc->err_mask = ata_qc_issue(qc);
959 if (qc->err_mask)
8e436af9 960 ata_qc_complete(qc);
a2a7a662
TH		 961
962 spin_unlock_irqrestore(&ap->host_set->lock, flags);
963
964 if (!wait_for_completion_timeout(&wait, ATA_TMOUT_INTERNAL)) {
41ade50c
AL		 965 ata_port_flush_task(ap);
966
a2a7a662
TH		 967 spin_lock_irqsave(&ap->host_set->lock, flags);
968
969 /* We're racing with irq here. If we lose, the
970 * following test prevents us from completing the qc
971 * again. If completion irq occurs after here but
972 * before the caller cleans up, it will result in a
973 * spurious interrupt. We can live with that.
974 */
77853bf2 975 if (qc->flags & ATA_QCFLAG_ACTIVE) {
11a56d24 976 qc->err_mask = AC_ERR_TIMEOUT;
a2a7a662
TH		 977 ata_qc_complete(qc);
978 printk(KERN_WARNING "ata%u: qc timeout (cmd 0x%x)\n",
979 ap->id, command);
980 }
981
982 spin_unlock_irqrestore(&ap->host_set->lock, flags);
983 }
984
77853bf2
TH		 985 *tf = qc->tf;
986 err_mask = qc->err_mask;
987
988 ata_qc_free(qc);
989
990 return err_mask;
a2a7a662
TH		 991}
992
1bc4ccff
AC		 993/**
994 * ata_pio_need_iordy - check if iordy needed
995 * @adev: ATA device
996 *
997 * Check if the current speed of the device requires IORDY. Used
998 * by various controllers for chip configuration.
999 */
1000
1001unsigned int ata_pio_need_iordy(const struct ata_device *adev)
1002{
1003 int pio;
1004 int speed = adev->pio_mode - XFER_PIO_0;
1005
1006 if (speed < 2)
1007 return 0;
1008 if (speed > 2)
1009 return 1;
1010
1011 /* If we have no drive specific rule, then PIO 2 is non IORDY */
1012
1013 if (adev->id[ATA_ID_FIELD_VALID] & 2) { /* EIDE */
1014 pio = adev->id[ATA_ID_EIDE_PIO];
1015 /* Is the speed faster than the drive allows non IORDY ? */
1016 if (pio) {
1017 /* This is cycle times not frequency - watch the logic! */
1018 if (pio > 240) /* PIO2 is 240nS per cycle */
1019 return 1;
1020 return 0;
1021 }
1022 }
1023 return 0;
1024}
1025
1da177e4 1026/**
49016aca
TH		 1027 * ata_dev_read_id - Read ID data from the specified device
1028 * @ap: port on which target device resides
1029 * @dev: target device
1030 * @p_class: pointer to class of the target device (may be changed)
1031 * @post_reset: is this read ID post-reset?
d9572b1d 1032 * @p_id: read IDENTIFY page (newly allocated)
1da177e4 1033 *
49016aca
TH		 1034 * Read ID data from the specified device. ATA_CMD_ID_ATA is
1035 * performed on ATA devices and ATA_CMD_ID_ATAPI on ATAPI
1036 * devices. This function also takes care of EDD signature
1037 * misreporting (to be removed once EDD support is gone) and
1038 * issues ATA_CMD_INIT_DEV_PARAMS for pre-ATA4 drives.
1da177e4
LT		 1039 *
1040 * LOCKING:
49016aca
TH		 1041 * Kernel thread context (may sleep)
1042 *
1043 * RETURNS:
1044 * 0 on success, -errno otherwise.
1da177e4 1045 */
49016aca 1046static int ata_dev_read_id(struct ata_port *ap, struct ata_device *dev,
d9572b1d 1047 unsigned int *p_class, int post_reset, u16 **p_id)
1da177e4 1048{
49016aca 1049 unsigned int class = *p_class;
1da177e4 1050 unsigned int using_edd;
a0123703 1051 struct ata_taskfile tf;
49016aca 1052 unsigned int err_mask = 0;
d9572b1d 1053 u16 *id;
49016aca
TH		 1054 const char *reason;
1055 int rc;
1da177e4 1056
49016aca 1057 DPRINTK("ENTER, host %u, dev %u\n", ap->id, dev->devno);
1da177e4 1058
61eb066a
TH		 1059 if (ap->ops->probe_reset ||
1060 ap->flags & (ATA_FLAG_SRST | ATA_FLAG_SATA_RESET))
1da177e4
LT		 1061 using_edd = 0;
1062 else
1063 using_edd = 1;
1064
49016aca 1065 ata_dev_select(ap, dev->devno, 1, 1); /* select device 0/1 */
1da177e4 1066
d9572b1d
TH		 1067 id = kmalloc(sizeof(id[0]) * ATA_ID_WORDS, GFP_KERNEL);
1068 if (id == NULL) {
1069 rc = -ENOMEM;
1070 reason = "out of memory";
1071 goto err_out;
1072 }
1073
49016aca
TH		 1074 retry:
1075 ata_tf_init(ap, &tf, dev->devno);
a0123703 1076
49016aca
TH		 1077 switch (class) {
1078 case ATA_DEV_ATA:
a0123703 1079 tf.command = ATA_CMD_ID_ATA;
49016aca
TH		 1080 break;
1081 case ATA_DEV_ATAPI:
a0123703 1082 tf.command = ATA_CMD_ID_ATAPI;
49016aca
TH		 1083 break;
1084 default:
1085 rc = -ENODEV;
1086 reason = "unsupported class";
1087 goto err_out;
1da177e4
LT		 1088 }
1089
a0123703 1090 tf.protocol = ATA_PROT_PIO;
1da177e4 1091
a0123703 1092 err_mask = ata_exec_internal(ap, dev, &tf, DMA_FROM_DEVICE,
49016aca 1093 id, sizeof(id[0]) * ATA_ID_WORDS);
1da177e4 1094
a0123703 1095 if (err_mask) {
49016aca
TH		 1096 rc = -EIO;
1097 reason = "I/O error";
1098
a0123703
TH		 1099 if (err_mask & ~AC_ERR_DEV)
1100 goto err_out;
0169e284 1101
1da177e4
LT		 1102 /*
1103 * arg! EDD works for all test cases, but seems to return
1104 * the ATA signature for some ATAPI devices. Until the
1105 * reason for this is found and fixed, we fix up the mess
1106 * here. If IDENTIFY DEVICE returns command aborted
1107 * (as ATAPI devices do), then we issue an
1108 * IDENTIFY PACKET DEVICE.
1109 *
1110 * ATA software reset (SRST, the default) does not appear
1111 * to have this problem.
1112 */
49016aca 1113 if ((using_edd) && (class == ATA_DEV_ATA)) {
a0123703 1114 u8 err = tf.feature;
1da177e4 1115 if (err & ATA_ABORTED) {
49016aca 1116 class = ATA_DEV_ATAPI;
1da177e4
LT		 1117 goto retry;
1118 }
1119 }
1120 goto err_out;
1121 }
1122
49016aca 1123 swap_buf_le16(id, ATA_ID_WORDS);
1da177e4 1124
49016aca
TH		 1125 /* sanity check */
1126 if ((class == ATA_DEV_ATA) != ata_id_is_ata(id)) {
1127 rc = -EINVAL;
1128 reason = "device reports illegal type";
1129 goto err_out;
1130 }
1131
1132 if (post_reset && class == ATA_DEV_ATA) {
1133 /*
1134 * The exact sequence expected by certain pre-ATA4 drives is:
1135 * SRST RESET
1136 * IDENTIFY
1137 * INITIALIZE DEVICE PARAMETERS
1138 * anything else..
1139 * Some drives were very specific about that exact sequence.
1140 */
1141 if (ata_id_major_version(id) < 4 || !ata_id_has_lba(id)) {
1142 err_mask = ata_dev_init_params(ap, dev);
1143 if (err_mask) {
1144 rc = -EIO;
1145 reason = "INIT_DEV_PARAMS failed";
1146 goto err_out;
1147 }
1148
1149 /* current CHS translation info (id[53-58]) might be
1150 * changed. reread the identify device info.
1151 */
1152 post_reset = 0;
1153 goto retry;
1154 }
1155 }
1156
1157 *p_class = class;
d9572b1d 1158 *p_id = id;
49016aca
TH		 1159 return 0;
1160
1161 err_out:
1162 printk(KERN_WARNING "ata%u: dev %u failed to IDENTIFY (%s)\n",
1163 ap->id, dev->devno, reason);
d9572b1d 1164 kfree(id);
49016aca
TH		 1165 return rc;
1166}
1167
4b2f3ede
TH		 1168static inline u8 ata_dev_knobble(const struct ata_port *ap,
1169 struct ata_device *dev)
1170{
1171 return ((ap->cbl == ATA_CBL_SATA) && (!ata_id_is_sata(dev->id)));
1172}
1173
49016aca 1174/**
ffeae418
TH		 1175 * ata_dev_configure - Configure the specified ATA/ATAPI device
1176 * @ap: Port on which target device resides
1177 * @dev: Target device to configure
4c2d721a 1178 * @print_info: Enable device info printout
ffeae418
TH		 1179 *
1180 * Configure @dev according to @dev->id. Generic and low-level
1181 * driver specific fixups are also applied.
49016aca
TH		 1182 *
1183 * LOCKING:
ffeae418
TH		 1184 * Kernel thread context (may sleep)
1185 *
1186 * RETURNS:
1187 * 0 on success, -errno otherwise
49016aca 1188 */
4c2d721a
TH		 1189static int ata_dev_configure(struct ata_port *ap, struct ata_device *dev,
1190 int print_info)
49016aca 1191{
1148c3a7 1192 const u16 *id = dev->id;
ff8854b2 1193 unsigned int xfer_mask;
49016aca
TH		 1194 int i, rc;
1195
1196 if (!ata_dev_present(dev)) {
1197 DPRINTK("ENTER/EXIT (host %u, dev %u) -- nodev\n",
ffeae418
TH		 1198 ap->id, dev->devno);
1199 return 0;
49016aca
TH		 1200 }
1201
ffeae418 1202 DPRINTK("ENTER, host %u, dev %u\n", ap->id, dev->devno);
1da177e4 1203
c39f5ebe
TH		 1204 /* print device capabilities */
1205 if (print_info)
1206 printk(KERN_DEBUG "ata%u: dev %u cfg 49:%04x 82:%04x 83:%04x "
1207 "84:%04x 85:%04x 86:%04x 87:%04x 88:%04x\n",
1208 ap->id, dev->devno, id[49], id[82], id[83],
1209 id[84], id[85], id[86], id[87], id[88]);
1210
208a9933
TH		 1211 /* initialize to-be-configured parameters */
1212 dev->flags = 0;
1213 dev->max_sectors = 0;
1214 dev->cdb_len = 0;
1215 dev->n_sectors = 0;
1216 dev->cylinders = 0;
1217 dev->heads = 0;
1218 dev->sectors = 0;
1219
1da177e4
LT		 1220 /*
1221 * common ATA, ATAPI feature tests
1222 */
1223
8bf62ece 1224 /* we require DMA support (bits 8 of word 49) */
1148c3a7 1225 if (!ata_id_has_dma(id)) {
8bf62ece 1226 printk(KERN_DEBUG "ata%u: no dma\n", ap->id);
ffeae418 1227 rc = -EINVAL;
1da177e4
LT		 1228 goto err_out_nosup;
1229 }
1230
ff8854b2 1231 /* find max transfer mode; for printk only */
1148c3a7 1232 xfer_mask = ata_id_xfermask(id);
1da177e4 1233
1148c3a7 1234 ata_dump_id(id);
1da177e4
LT		 1235
1236 /* ATA-specific feature tests */
1237 if (dev->class == ATA_DEV_ATA) {
1148c3a7 1238 dev->n_sectors = ata_id_n_sectors(id);
2940740b 1239
1148c3a7 1240 if (ata_id_has_lba(id)) {
4c2d721a 1241 const char *lba_desc;
8bf62ece 1242
4c2d721a
TH		 1243 lba_desc = "LBA";
1244 dev->flags |= ATA_DFLAG_LBA;
1148c3a7 1245 if (ata_id_has_lba48(id)) {
8bf62ece 1246 dev->flags |= ATA_DFLAG_LBA48;
4c2d721a
TH		 1247 lba_desc = "LBA48";
1248 }
8bf62ece
AL		 1249
1250 /* print device info to dmesg */
4c2d721a
TH		 1251 if (print_info)
1252 printk(KERN_INFO "ata%u: dev %u ATA-%d, "
1253 "max %s, %Lu sectors: %s\n",
1254 ap->id, dev->devno,
1148c3a7 1255 ata_id_major_version(id),
ff8854b2 1256 ata_mode_string(xfer_mask),
4c2d721a
TH		 1257 (unsigned long long)dev->n_sectors,
1258 lba_desc);
ffeae418 1259 } else {
8bf62ece
AL		 1260 /* CHS */
1261
1262 /* Default translation */
1148c3a7
TH		 1263 dev->cylinders = id[1];
1264 dev->heads = id[3];
1265 dev->sectors = id[6];
8bf62ece 1266
1148c3a7 1267 if (ata_id_current_chs_valid(id)) {
8bf62ece 1268 /* Current CHS translation is valid. */
1148c3a7
TH		 1269 dev->cylinders = id[54];
1270 dev->heads = id[55];
1271 dev->sectors = id[56];
8bf62ece
AL		 1272 }
1273
1274 /* print device info to dmesg */
4c2d721a
TH		 1275 if (print_info)
1276 printk(KERN_INFO "ata%u: dev %u ATA-%d, "
1277 "max %s, %Lu sectors: CHS %u/%u/%u\n",
1278 ap->id, dev->devno,
1148c3a7 1279 ata_id_major_version(id),
ff8854b2 1280 ata_mode_string(xfer_mask),
4c2d721a
TH		 1281 (unsigned long long)dev->n_sectors,
1282 dev->cylinders, dev->heads, dev->sectors);
1da177e4
LT		 1283 }
1284
6e7846e9 1285 dev->cdb_len = 16;
1da177e4
LT		 1286 }
1287
1288 /* ATAPI-specific feature tests */
2c13b7ce 1289 else if (dev->class == ATA_DEV_ATAPI) {
1148c3a7 1290 rc = atapi_cdb_len(id);
1da177e4
LT		 1291 if ((rc < 12) || (rc > ATAPI_CDB_LEN)) {
1292 printk(KERN_WARNING "ata%u: unsupported CDB len\n", ap->id);
ffeae418 1293 rc = -EINVAL;
1da177e4
LT		 1294 goto err_out_nosup;
1295 }
6e7846e9 1296 dev->cdb_len = (unsigned int) rc;
1da177e4
LT		 1297
1298 /* print device info to dmesg */
4c2d721a
TH		 1299 if (print_info)
1300 printk(KERN_INFO "ata%u: dev %u ATAPI, max %s\n",
ff8854b2 1301 ap->id, dev->devno, ata_mode_string(xfer_mask));
1da177e4
LT		 1302 }
1303
6e7846e9
TH		 1304 ap->host->max_cmd_len = 0;
1305 for (i = 0; i < ATA_MAX_DEVICES; i++)
1306 ap->host->max_cmd_len = max_t(unsigned int,
1307 ap->host->max_cmd_len,
1308 ap->device[i].cdb_len);
1309
4b2f3ede
TH		 1310 /* limit bridge transfers to udma5, 200 sectors */
1311 if (ata_dev_knobble(ap, dev)) {
4c2d721a
TH		 1312 if (print_info)
1313 printk(KERN_INFO "ata%u(%u): applying bridge limits\n",
1314 ap->id, dev->devno);
4b2f3ede
TH		 1315 ap->udma_mask &= ATA_UDMA5;
1316 dev->max_sectors = ATA_MAX_SECTORS;
1317 }
1318
1319 if (ap->ops->dev_config)
1320 ap->ops->dev_config(ap, dev);
1321
1da177e4 1322 DPRINTK("EXIT, drv_stat = 0x%x\n", ata_chk_status(ap));
ffeae418 1323 return 0;
1da177e4
LT		 1324
1325err_out_nosup:
1326 printk(KERN_WARNING "ata%u: dev %u not supported, ignoring\n",
ffeae418 1327 ap->id, dev->devno);
1da177e4 1328 DPRINTK("EXIT, err\n");
ffeae418 1329 return rc;
1da177e4
LT		 1330}
1331
1332/**
1333 * ata_bus_probe - Reset and probe ATA bus
1334 * @ap: Bus to probe
1335 *
0cba632b
JG		 1336 * Master ATA bus probing function. Initiates a hardware-dependent
1337 * bus reset, then attempts to identify any devices found on
1338 * the bus.
1339 *
1da177e4 1340 * LOCKING:
0cba632b 1341 * PCI/etc. bus probe sem.
1da177e4
LT		 1342 *
1343 * RETURNS:
1344 * Zero on success, non-zero on error.
1345 */
1346
1347static int ata_bus_probe(struct ata_port *ap)
1348{
28ca5c57
TH		 1349 unsigned int classes[ATA_MAX_DEVICES];
1350 unsigned int i, rc, found = 0;
1da177e4 1351
28ca5c57 1352 ata_port_probe(ap);
c19ba8af 1353
2044470c
TH		 1354 /* reset and determine device classes */
1355 for (i = 0; i < ATA_MAX_DEVICES; i++)
1356 classes[i] = ATA_DEV_UNKNOWN;
2061a47a 1357
2044470c 1358 if (ap->ops->probe_reset) {
c19ba8af 1359 rc = ap->ops->probe_reset(ap, classes);
28ca5c57
TH		 1360 if (rc) {
1361 printk("ata%u: reset failed (errno=%d)\n", ap->id, rc);
1362 return rc;
c19ba8af 1363 }
28ca5c57 1364 } else {
c19ba8af
TH		 1365 ap->ops->phy_reset(ap);
1366
2044470c
TH		 1367 if (!(ap->flags & ATA_FLAG_PORT_DISABLED))
1368 for (i = 0; i < ATA_MAX_DEVICES; i++)
28ca5c57 1369 classes[i] = ap->device[i].class;
2044470c 1370
28ca5c57
TH		 1371 ata_port_probe(ap);
1372 }
1da177e4 1373
2044470c
TH		 1374 for (i = 0; i < ATA_MAX_DEVICES; i++)
1375 if (classes[i] == ATA_DEV_UNKNOWN)
1376 classes[i] = ATA_DEV_NONE;
1377
28ca5c57 1378 /* read IDENTIFY page and configure devices */
1da177e4 1379 for (i = 0; i < ATA_MAX_DEVICES; i++) {
ffeae418
TH		 1380 struct ata_device *dev = &ap->device[i];
1381
28ca5c57
TH		 1382 dev->class = classes[i];
1383
ffeae418
TH		 1384 if (!ata_dev_present(dev))
1385 continue;
1386
1387 WARN_ON(dev->id != NULL);
1388 if (ata_dev_read_id(ap, dev, &dev->class, 1, &dev->id)) {
1389 dev->class = ATA_DEV_NONE;
1390 continue;
1391 }
1392
4c2d721a 1393 if (ata_dev_configure(ap, dev, 1)) {
ffeae418
TH		 1394 dev->class++; /* disable device */
1395 continue;
1da177e4 1396 }
ffeae418 1397
ffeae418 1398 found = 1;
1da177e4
LT		 1399 }
1400
28ca5c57 1401 if (!found)
1da177e4
LT		 1402 goto err_out_disable;
1403
1404 ata_set_mode(ap);
1405 if (ap->flags & ATA_FLAG_PORT_DISABLED)
1406 goto err_out_disable;
1407
1408 return 0;
1409
1410err_out_disable:
1411 ap->ops->port_disable(ap);
1da177e4
LT		 1412 return -1;
1413}
1414
1415/**
0cba632b
JG		 1416 * ata_port_probe - Mark port as enabled
1417 * @ap: Port for which we indicate enablement
1da177e4 1418 *
0cba632b
JG		 1419 * Modify @ap data structure such that the system
1420 * thinks that the entire port is enabled.
1421 *
1422 * LOCKING: host_set lock, or some other form of
1423 * serialization.
1da177e4
LT		 1424 */
1425
1426void ata_port_probe(struct ata_port *ap)
1427{
1428 ap->flags &= ~ATA_FLAG_PORT_DISABLED;
1429}
1430
3be680b7
TH		 1431/**
1432 * sata_print_link_status - Print SATA link status
1433 * @ap: SATA port to printk link status about
1434 *
1435 * This function prints link speed and status of a SATA link.
1436 *
1437 * LOCKING:
1438 * None.
1439 */
1440static void sata_print_link_status(struct ata_port *ap)
1441{
1442 u32 sstatus, tmp;
1443 const char *speed;
1444
1445 if (!ap->ops->scr_read)
1446 return;
1447
1448 sstatus = scr_read(ap, SCR_STATUS);
1449
1450 if (sata_dev_present(ap)) {
1451 tmp = (sstatus >> 4) & 0xf;
1452 if (tmp & (1 << 0))
1453 speed = "1.5";
1454 else if (tmp & (1 << 1))
1455 speed = "3.0";
1456 else
1457 speed = "<unknown>";
1458 printk(KERN_INFO "ata%u: SATA link up %s Gbps (SStatus %X)\n",
1459 ap->id, speed, sstatus);
1460 } else {
1461 printk(KERN_INFO "ata%u: SATA link down (SStatus %X)\n",
1462 ap->id, sstatus);
1463 }
1464}
1465
1da177e4 1466/**
780a87f7
JG		 1467 * __sata_phy_reset - Wake/reset a low-level SATA PHY
1468 * @ap: SATA port associated with target SATA PHY.
1da177e4 1469 *
780a87f7
JG		 1470 * This function issues commands to standard SATA Sxxx
1471 * PHY registers, to wake up the phy (and device), and
1472 * clear any reset condition.
1da177e4
LT		 1473 *
1474 * LOCKING:
0cba632b 1475 * PCI/etc. bus probe sem.
1da177e4
LT		 1476 *
1477 */
1478void __sata_phy_reset(struct ata_port *ap)
1479{
1480 u32 sstatus;
1481 unsigned long timeout = jiffies + (HZ * 5);
1482
1483 if (ap->flags & ATA_FLAG_SATA_RESET) {
cdcca89e
BR		 1484 /* issue phy wake/reset */
1485 scr_write_flush(ap, SCR_CONTROL, 0x301);
62ba2841
TH		 1486 /* Couldn't find anything in SATA I/II specs, but
1487 * AHCI-1.1 10.4.2 says at least 1 ms. */
1488 mdelay(1);
1da177e4 1489 }
cdcca89e 1490 scr_write_flush(ap, SCR_CONTROL, 0x300); /* phy wake/clear reset */
1da177e4
LT		 1491
1492 /* wait for phy to become ready, if necessary */
1493 do {
1494 msleep(200);
1495 sstatus = scr_read(ap, SCR_STATUS);
1496 if ((sstatus & 0xf) != 1)
1497 break;
1498 } while (time_before(jiffies, timeout));
1499
3be680b7
TH		 1500 /* print link status */
1501 sata_print_link_status(ap);
656563e3 1502
3be680b7
TH		 1503 /* TODO: phy layer with polling, timeouts, etc. */
1504 if (sata_dev_present(ap))
1da177e4 1505 ata_port_probe(ap);
3be680b7 1506 else
1da177e4 1507 ata_port_disable(ap);
1da177e4
LT		 1508
1509 if (ap->flags & ATA_FLAG_PORT_DISABLED)
1510 return;
1511
1512 if (ata_busy_sleep(ap, ATA_TMOUT_BOOT_QUICK, ATA_TMOUT_BOOT)) {
1513 ata_port_disable(ap);
1514 return;
1515 }
1516
1517 ap->cbl = ATA_CBL_SATA;
1518}
1519
1520/**
780a87f7
JG		 1521 * sata_phy_reset - Reset SATA bus.
1522 * @ap: SATA port associated with target SATA PHY.
1da177e4 1523 *
780a87f7
JG		 1524 * This function resets the SATA bus, and then probes
1525 * the bus for devices.
1da177e4
LT		 1526 *
1527 * LOCKING:
0cba632b 1528 * PCI/etc. bus probe sem.
1da177e4
LT		 1529 *
1530 */
1531void sata_phy_reset(struct ata_port *ap)
1532{
1533 __sata_phy_reset(ap);
1534 if (ap->flags & ATA_FLAG_PORT_DISABLED)
1535 return;
1536 ata_bus_reset(ap);
1537}
1538
1539/**
780a87f7
JG		 1540 * ata_port_disable - Disable port.
1541 * @ap: Port to be disabled.
1da177e4 1542 *
780a87f7
JG		 1543 * Modify @ap data structure such that the system
1544 * thinks that the entire port is disabled, and should
1545 * never attempt to probe or communicate with devices
1546 * on this port.
1547 *
1548 * LOCKING: host_set lock, or some other form of
1549 * serialization.
1da177e4
LT		 1550 */
1551
1552void ata_port_disable(struct ata_port *ap)
1553{
1554 ap->device[0].class = ATA_DEV_NONE;
1555 ap->device[1].class = ATA_DEV_NONE;
1556 ap->flags |= ATA_FLAG_PORT_DISABLED;
1557}
1558
452503f9
AC		 1559/*
1560 * This mode timing computation functionality is ported over from
1561 * drivers/ide/ide-timing.h and was originally written by Vojtech Pavlik
1562 */
1563/*
1564 * PIO 0-5, MWDMA 0-2 and UDMA 0-6 timings (in nanoseconds).
1565 * These were taken from ATA/ATAPI-6 standard, rev 0a, except
1566 * for PIO 5, which is a nonstandard extension and UDMA6, which
1567 * is currently supported only by Maxtor drives.
1568 */
1569
1570static const struct ata_timing ata_timing[] = {
1571
1572 { XFER_UDMA_6, 0, 0, 0, 0, 0, 0, 0, 15 },
1573 { XFER_UDMA_5, 0, 0, 0, 0, 0, 0, 0, 20 },
1574 { XFER_UDMA_4, 0, 0, 0, 0, 0, 0, 0, 30 },
1575 { XFER_UDMA_3, 0, 0, 0, 0, 0, 0, 0, 45 },
1576
1577 { XFER_UDMA_2, 0, 0, 0, 0, 0, 0, 0, 60 },
1578 { XFER_UDMA_1, 0, 0, 0, 0, 0, 0, 0, 80 },
1579 { XFER_UDMA_0, 0, 0, 0, 0, 0, 0, 0, 120 },
1580
1581/* { XFER_UDMA_SLOW, 0, 0, 0, 0, 0, 0, 0, 150 }, */
1582
1583 { XFER_MW_DMA_2, 25, 0, 0, 0, 70, 25, 120, 0 },
1584 { XFER_MW_DMA_1, 45, 0, 0, 0, 80, 50, 150, 0 },
1585 { XFER_MW_DMA_0, 60, 0, 0, 0, 215, 215, 480, 0 },
1586
1587 { XFER_SW_DMA_2, 60, 0, 0, 0, 120, 120, 240, 0 },
1588 { XFER_SW_DMA_1, 90, 0, 0, 0, 240, 240, 480, 0 },
1589 { XFER_SW_DMA_0, 120, 0, 0, 0, 480, 480, 960, 0 },
1590
1591/* { XFER_PIO_5, 20, 50, 30, 100, 50, 30, 100, 0 }, */
1592 { XFER_PIO_4, 25, 70, 25, 120, 70, 25, 120, 0 },
1593 { XFER_PIO_3, 30, 80, 70, 180, 80, 70, 180, 0 },
1594
1595 { XFER_PIO_2, 30, 290, 40, 330, 100, 90, 240, 0 },
1596 { XFER_PIO_1, 50, 290, 93, 383, 125, 100, 383, 0 },
1597 { XFER_PIO_0, 70, 290, 240, 600, 165, 150, 600, 0 },
1598
1599/* { XFER_PIO_SLOW, 120, 290, 240, 960, 290, 240, 960, 0 }, */
1600
1601 { 0xFF }
1602};
1603
1604#define ENOUGH(v,unit) (((v)-1)/(unit)+1)
1605#define EZ(v,unit) ((v)?ENOUGH(v,unit):0)
1606
1607static void ata_timing_quantize(const struct ata_timing *t, struct ata_timing *q, int T, int UT)
1608{
1609 q->setup = EZ(t->setup * 1000, T);
1610 q->act8b = EZ(t->act8b * 1000, T);
1611 q->rec8b = EZ(t->rec8b * 1000, T);
1612 q->cyc8b = EZ(t->cyc8b * 1000, T);
1613 q->active = EZ(t->active * 1000, T);
1614 q->recover = EZ(t->recover * 1000, T);
1615 q->cycle = EZ(t->cycle * 1000, T);
1616 q->udma = EZ(t->udma * 1000, UT);
1617}
1618
1619void ata_timing_merge(const struct ata_timing *a, const struct ata_timing *b,
1620 struct ata_timing *m, unsigned int what)
1621{
1622 if (what & ATA_TIMING_SETUP ) m->setup = max(a->setup, b->setup);
1623 if (what & ATA_TIMING_ACT8B ) m->act8b = max(a->act8b, b->act8b);
1624 if (what & ATA_TIMING_REC8B ) m->rec8b = max(a->rec8b, b->rec8b);
1625 if (what & ATA_TIMING_CYC8B ) m->cyc8b = max(a->cyc8b, b->cyc8b);
1626 if (what & ATA_TIMING_ACTIVE ) m->active = max(a->active, b->active);
1627 if (what & ATA_TIMING_RECOVER) m->recover = max(a->recover, b->recover);
1628 if (what & ATA_TIMING_CYCLE ) m->cycle = max(a->cycle, b->cycle);
1629 if (what & ATA_TIMING_UDMA ) m->udma = max(a->udma, b->udma);
1630}
1631
1632static const struct ata_timing* ata_timing_find_mode(unsigned short speed)
1633{
1634 const struct ata_timing *t;
1635
1636 for (t = ata_timing; t->mode != speed; t++)
91190758 1637 if (t->mode == 0xFF)
452503f9
AC		 1638 return NULL;
1639 return t;
1640}
1641
1642int ata_timing_compute(struct ata_device *adev, unsigned short speed,
1643 struct ata_timing *t, int T, int UT)
1644{
1645 const struct ata_timing *s;
1646 struct ata_timing p;
1647
1648 /*
1649 * Find the mode.
75b1f2f8 1650 */
452503f9
AC		 1651
1652 if (!(s = ata_timing_find_mode(speed)))
1653 return -EINVAL;
1654
75b1f2f8
AL		 1655 memcpy(t, s, sizeof(*s));
1656
452503f9
AC		 1657 /*
1658 * If the drive is an EIDE drive, it can tell us it needs extended
1659 * PIO/MW_DMA cycle timing.
1660 */
1661
1662 if (adev->id[ATA_ID_FIELD_VALID] & 2) { /* EIDE drive */
1663 memset(&p, 0, sizeof(p));
1664 if(speed >= XFER_PIO_0 && speed <= XFER_SW_DMA_0) {
1665 if (speed <= XFER_PIO_2) p.cycle = p.cyc8b = adev->id[ATA_ID_EIDE_PIO];
1666 else p.cycle = p.cyc8b = adev->id[ATA_ID_EIDE_PIO_IORDY];
1667 } else if(speed >= XFER_MW_DMA_0 && speed <= XFER_MW_DMA_2) {
1668 p.cycle = adev->id[ATA_ID_EIDE_DMA_MIN];
1669 }
1670 ata_timing_merge(&p, t, t, ATA_TIMING_CYCLE | ATA_TIMING_CYC8B);
1671 }
1672
1673 /*
1674 * Convert the timing to bus clock counts.
1675 */
1676
75b1f2f8 1677 ata_timing_quantize(t, t, T, UT);
452503f9
AC		 1678
1679 /*
c893a3ae
RD		 1680 * Even in DMA/UDMA modes we still use PIO access for IDENTIFY,
1681 * S.M.A.R.T * and some other commands. We have to ensure that the
1682 * DMA cycle timing is slower/equal than the fastest PIO timing.
452503f9
AC		 1683 */
1684
1685 if (speed > XFER_PIO_4) {
1686 ata_timing_compute(adev, adev->pio_mode, &p, T, UT);
1687 ata_timing_merge(&p, t, t, ATA_TIMING_ALL);
1688 }
1689
1690 /*
c893a3ae 1691 * Lengthen active & recovery time so that cycle time is correct.
452503f9
AC		 1692 */
1693
1694 if (t->act8b + t->rec8b < t->cyc8b) {
1695 t->act8b += (t->cyc8b - (t->act8b + t->rec8b)) / 2;
1696 t->rec8b = t->cyc8b - t->act8b;
1697 }
1698
1699 if (t->active + t->recover < t->cycle) {
1700 t->active += (t->cycle - (t->active + t->recover)) / 2;
1701 t->recover = t->cycle - t->active;
1702 }
1703
1704 return 0;
1705}
1706
1da177e4
LT		 1707static void ata_dev_set_mode(struct ata_port *ap, struct ata_device *dev)
1708{
1da177e4
LT		 1709 if (!ata_dev_present(dev) || (ap->flags & ATA_FLAG_PORT_DISABLED))
1710 return;
1711
1712 if (dev->xfer_shift == ATA_SHIFT_PIO)
1713 dev->flags |= ATA_DFLAG_PIO;
1714
1715 ata_dev_set_xfermode(ap, dev);
1716
48a8a14f
TH		 1717 if (ata_dev_revalidate(ap, dev, 0)) {
1718 printk(KERN_ERR "ata%u: failed to revalidate after set "
1719 "xfermode, disabled\n", ap->id);
1720 ata_port_disable(ap);
1721 }
1722
23e71c3d
TH		 1723 DPRINTK("xfer_shift=%u, xfer_mode=0x%x\n",
1724 dev->xfer_shift, (int)dev->xfer_mode);
1da177e4
LT		 1725
1726 printk(KERN_INFO "ata%u: dev %u configured for %s\n",
23e71c3d
TH		 1727 ap->id, dev->devno,
1728 ata_mode_string(ata_xfer_mode2mask(dev->xfer_mode)));
1da177e4
LT		 1729}
1730
1731static int ata_host_set_pio(struct ata_port *ap)
1732{
a6d5a51c 1733 int i;
1da177e4
LT		 1734
1735 for (i = 0; i < ATA_MAX_DEVICES; i++) {
1736 struct ata_device *dev = &ap->device[i];
a6d5a51c
TH		 1737
1738 if (!ata_dev_present(dev))
1739 continue;
1740
1741 if (!dev->pio_mode) {
1742 printk(KERN_WARNING "ata%u: no PIO support\n", ap->id);
1743 return -1;
1da177e4 1744 }
a6d5a51c
TH		 1745
1746 dev->xfer_mode = dev->pio_mode;
1747 dev->xfer_shift = ATA_SHIFT_PIO;
1748 if (ap->ops->set_piomode)
1749 ap->ops->set_piomode(ap, dev);
1da177e4
LT		 1750 }
1751
1752 return 0;
1753}
1754
a6d5a51c 1755static void ata_host_set_dma(struct ata_port *ap)
1da177e4
LT		 1756{
1757 int i;
1758
1759 for (i = 0; i < ATA_MAX_DEVICES; i++) {
1760 struct ata_device *dev = &ap->device[i];
a6d5a51c
TH		 1761
1762 if (!ata_dev_present(dev) || !dev->dma_mode)
1763 continue;
1764
1765 dev->xfer_mode = dev->dma_mode;
1766 dev->xfer_shift = ata_xfer_mode2shift(dev->dma_mode);
1767 if (ap->ops->set_dmamode)
1768 ap->ops->set_dmamode(ap, dev);
1da177e4
LT		 1769 }
1770}
1771
1772/**
1773 * ata_set_mode - Program timings and issue SET FEATURES - XFER
1774 * @ap: port on which timings will be programmed
1775 *
780a87f7
JG		 1776 * Set ATA device disk transfer mode (PIO3, UDMA6, etc.).
1777 *
1da177e4 1778 * LOCKING:
0cba632b 1779 * PCI/etc. bus probe sem.
1da177e4
LT		 1780 */
1781static void ata_set_mode(struct ata_port *ap)
1782{
a6d5a51c 1783 int i, rc;
1da177e4 1784
a6d5a51c
TH		 1785 /* step 1: calculate xfer_mask */
1786 for (i = 0; i < ATA_MAX_DEVICES; i++) {
1787 struct ata_device *dev = &ap->device[i];
1788 unsigned int xfer_mask;
1789
1790 if (!ata_dev_present(dev))
1791 continue;
1792
1793 xfer_mask = ata_dev_xfermask(ap, dev);
1da177e4 1794
a6d5a51c
TH		 1795 dev->pio_mode = ata_xfer_mask2mode(xfer_mask & ATA_MASK_PIO);
1796 dev->dma_mode = ata_xfer_mask2mode(xfer_mask & (ATA_MASK_MWDMA |
1797 ATA_MASK_UDMA));
1798 }
1799
1800 /* step 2: always set host PIO timings */
1801 rc = ata_host_set_pio(ap);
1da177e4
LT		 1802 if (rc)
1803 goto err_out;
1804
a6d5a51c
TH		 1805 /* step 3: set host DMA timings */
1806 ata_host_set_dma(ap);
1da177e4
LT		 1807
1808 /* step 4: update devices' xfer mode */
a6d5a51c
TH		 1809 for (i = 0; i < ATA_MAX_DEVICES; i++)
1810 ata_dev_set_mode(ap, &ap->device[i]);
1da177e4
LT		 1811
1812 if (ap->flags & ATA_FLAG_PORT_DISABLED)
1813 return;
1814
1815 if (ap->ops->post_set_mode)
1816 ap->ops->post_set_mode(ap);
1817
1da177e4
LT		 1818 return;
1819
1820err_out:
1821 ata_port_disable(ap);
1822}
1823
1fdffbce
JG		 1824/**
1825 * ata_tf_to_host - issue ATA taskfile to host controller
1826 * @ap: port to which command is being issued
1827 * @tf: ATA taskfile register set
1828 *
1829 * Issues ATA taskfile register set to ATA host controller,
1830 * with proper synchronization with interrupt handler and
1831 * other threads.
1832 *
1833 * LOCKING:
1834 * spin_lock_irqsave(host_set lock)
1835 */
1836
1837static inline void ata_tf_to_host(struct ata_port *ap,
1838 const struct ata_taskfile *tf)
1839{
1840 ap->ops->tf_load(ap, tf);
1841 ap->ops->exec_command(ap, tf);
1842}
1843
1da177e4
LT		 1844/**
1845 * ata_busy_sleep - sleep until BSY clears, or timeout
1846 * @ap: port containing status register to be polled
1847 * @tmout_pat: impatience timeout
1848 * @tmout: overall timeout
1849 *
780a87f7
JG		 1850 * Sleep until ATA Status register bit BSY clears,
1851 * or a timeout occurs.
1852 *
1853 * LOCKING: None.
1da177e4
LT		 1854 */
1855
6f8b9958
TH		 1856unsigned int ata_busy_sleep (struct ata_port *ap,
1857 unsigned long tmout_pat, unsigned long tmout)
1da177e4
LT		 1858{
1859 unsigned long timer_start, timeout;
1860 u8 status;
1861
1862 status = ata_busy_wait(ap, ATA_BUSY, 300);
1863 timer_start = jiffies;
1864 timeout = timer_start + tmout_pat;
1865 while ((status & ATA_BUSY) && (time_before(jiffies, timeout))) {
1866 msleep(50);
1867 status = ata_busy_wait(ap, ATA_BUSY, 3);
1868 }
1869
1870 if (status & ATA_BUSY)
1871 printk(KERN_WARNING "ata%u is slow to respond, "
1872 "please be patient\n", ap->id);
1873
1874 timeout = timer_start + tmout;
1875 while ((status & ATA_BUSY) && (time_before(jiffies, timeout))) {
1876 msleep(50);
1877 status = ata_chk_status(ap);
1878 }
1879
1880 if (status & ATA_BUSY) {
1881 printk(KERN_ERR "ata%u failed to respond (%lu secs)\n",
1882 ap->id, tmout / HZ);
1883 return 1;
1884 }
1885
1886 return 0;
1887}
1888
1889static void ata_bus_post_reset(struct ata_port *ap, unsigned int devmask)
1890{
1891 struct ata_ioports *ioaddr = &ap->ioaddr;
1892 unsigned int dev0 = devmask & (1 << 0);
1893 unsigned int dev1 = devmask & (1 << 1);
1894 unsigned long timeout;
1895
1896 /* if device 0 was found in ata_devchk, wait for its
1897 * BSY bit to clear
1898 */
1899 if (dev0)
1900 ata_busy_sleep(ap, ATA_TMOUT_BOOT_QUICK, ATA_TMOUT_BOOT);
1901
1902 /* if device 1 was found in ata_devchk, wait for
1903 * register access, then wait for BSY to clear
1904 */
1905 timeout = jiffies + ATA_TMOUT_BOOT;
1906 while (dev1) {
1907 u8 nsect, lbal;
1908
1909 ap->ops->dev_select(ap, 1);
1910 if (ap->flags & ATA_FLAG_MMIO) {
1911 nsect = readb((void __iomem *) ioaddr->nsect_addr);
1912 lbal = readb((void __iomem *) ioaddr->lbal_addr);
1913 } else {
1914 nsect = inb(ioaddr->nsect_addr);
1915 lbal = inb(ioaddr->lbal_addr);
1916 }
1917 if ((nsect == 1) && (lbal == 1))
1918 break;
1919 if (time_after(jiffies, timeout)) {
1920 dev1 = 0;
1921 break;
1922 }
1923 msleep(50); /* give drive a breather */
1924 }
1925 if (dev1)
1926 ata_busy_sleep(ap, ATA_TMOUT_BOOT_QUICK, ATA_TMOUT_BOOT);
1927
1928 /* is all this really necessary? */
1929 ap->ops->dev_select(ap, 0);
1930 if (dev1)
1931 ap->ops->dev_select(ap, 1);
1932 if (dev0)
1933 ap->ops->dev_select(ap, 0);
1934}
1935
1936/**
0cba632b
JG		 1937 * ata_bus_edd - Issue EXECUTE DEVICE DIAGNOSTIC command.
1938 * @ap: Port to reset and probe
1939 *
1940 * Use the EXECUTE DEVICE DIAGNOSTIC command to reset and
1941 * probe the bus. Not often used these days.
1da177e4
LT		 1942 *
1943 * LOCKING:
0cba632b 1944 * PCI/etc. bus probe sem.
e5338254 1945 * Obtains host_set lock.
1da177e4
LT		 1946 *
1947 */
1948
1949static unsigned int ata_bus_edd(struct ata_port *ap)
1950{
1951 struct ata_taskfile tf;
e5338254 1952 unsigned long flags;
1da177e4
LT		 1953
1954 /* set up execute-device-diag (bus reset) taskfile */
1955 /* also, take interrupts to a known state (disabled) */
1956 DPRINTK("execute-device-diag\n");
1957 ata_tf_init(ap, &tf, 0);
1958 tf.ctl |= ATA_NIEN;
1959 tf.command = ATA_CMD_EDD;
1960 tf.protocol = ATA_PROT_NODATA;
1961
1962 /* do bus reset */
e5338254 1963 spin_lock_irqsave(&ap->host_set->lock, flags);
1da177e4 1964 ata_tf_to_host(ap, &tf);
e5338254 1965 spin_unlock_irqrestore(&ap->host_set->lock, flags);
1da177e4
LT		 1966
1967 /* spec says at least 2ms. but who knows with those
1968 * crazy ATAPI devices...
1969 */
1970 msleep(150);
1971
1972 return ata_busy_sleep(ap, ATA_TMOUT_BOOT_QUICK, ATA_TMOUT_BOOT);
1973}
1974
1975static unsigned int ata_bus_softreset(struct ata_port *ap,
1976 unsigned int devmask)
1977{
1978 struct ata_ioports *ioaddr = &ap->ioaddr;
1979
1980 DPRINTK("ata%u: bus reset via SRST\n", ap->id);
1981
1982 /* software reset. causes dev0 to be selected */
1983 if (ap->flags & ATA_FLAG_MMIO) {
1984 writeb(ap->ctl, (void __iomem *) ioaddr->ctl_addr);
1985 udelay(20); /* FIXME: flush */
1986 writeb(ap->ctl | ATA_SRST, (void __iomem *) ioaddr->ctl_addr);
1987 udelay(20); /* FIXME: flush */
1988 writeb(ap->ctl, (void __iomem *) ioaddr->ctl_addr);
1989 } else {
1990 outb(ap->ctl, ioaddr->ctl_addr);
1991 udelay(10);
1992 outb(ap->ctl | ATA_SRST, ioaddr->ctl_addr);
1993 udelay(10);
1994 outb(ap->ctl, ioaddr->ctl_addr);
1995 }
1996
1997 /* spec mandates ">= 2ms" before checking status.
1998 * We wait 150ms, because that was the magic delay used for
1999 * ATAPI devices in Hale Landis's ATADRVR, for the period of time
2000 * between when the ATA command register is written, and then
2001 * status is checked. Because waiting for "a while" before
2002 * checking status is fine, post SRST, we perform this magic
2003 * delay here as well.
2004 */
2005 msleep(150);
2006
2007 ata_bus_post_reset(ap, devmask);
2008
2009 return 0;
2010}
2011
2012/**
2013 * ata_bus_reset - reset host port and associated ATA channel
2014 * @ap: port to reset
2015 *
2016 * This is typically the first time we actually start issuing
2017 * commands to the ATA channel. We wait for BSY to clear, then
2018 * issue EXECUTE DEVICE DIAGNOSTIC command, polling for its
2019 * result. Determine what devices, if any, are on the channel
2020 * by looking at the device 0/1 error register. Look at the signature
2021 * stored in each device's taskfile registers, to determine if
2022 * the device is ATA or ATAPI.
2023 *
2024 * LOCKING:
0cba632b
JG		 2025 * PCI/etc. bus probe sem.
2026 * Obtains host_set lock.
1da177e4
LT		 2027 *
2028 * SIDE EFFECTS:
2029 * Sets ATA_FLAG_PORT_DISABLED if bus reset fails.
2030 */
2031
2032void ata_bus_reset(struct ata_port *ap)
2033{
2034 struct ata_ioports *ioaddr = &ap->ioaddr;
2035 unsigned int slave_possible = ap->flags & ATA_FLAG_SLAVE_POSS;
2036 u8 err;
2037 unsigned int dev0, dev1 = 0, rc = 0, devmask = 0;
2038
2039 DPRINTK("ENTER, host %u, port %u\n", ap->id, ap->port_no);
2040
2041 /* determine if device 0/1 are present */
2042 if (ap->flags & ATA_FLAG_SATA_RESET)
2043 dev0 = 1;
2044 else {
2045 dev0 = ata_devchk(ap, 0);
2046 if (slave_possible)
2047 dev1 = ata_devchk(ap, 1);
2048 }
2049
2050 if (dev0)
2051 devmask |= (1 << 0);
2052 if (dev1)
2053 devmask |= (1 << 1);
2054
2055 /* select device 0 again */
2056 ap->ops->dev_select(ap, 0);
2057
2058 /* issue bus reset */
2059 if (ap->flags & ATA_FLAG_SRST)
2060 rc = ata_bus_softreset(ap, devmask);
2061 else if ((ap->flags & ATA_FLAG_SATA_RESET) == 0) {
2062 /* set up device control */
2063 if (ap->flags & ATA_FLAG_MMIO)
2064 writeb(ap->ctl, (void __iomem *) ioaddr->ctl_addr);
2065 else
2066 outb(ap->ctl, ioaddr->ctl_addr);
2067 rc = ata_bus_edd(ap);
2068 }
2069
2070 if (rc)
2071 goto err_out;
2072
2073 /*
2074 * determine by signature whether we have ATA or ATAPI devices
2075 */
b4dc7623 2076 ap->device[0].class = ata_dev_try_classify(ap, 0, &err);
1da177e4 2077 if ((slave_possible) && (err != 0x81))
b4dc7623 2078 ap->device[1].class = ata_dev_try_classify(ap, 1, &err);
1da177e4
LT		 2079
2080 /* re-enable interrupts */
2081 if (ap->ioaddr.ctl_addr) /* FIXME: hack. create a hook instead */
2082 ata_irq_on(ap);
2083
2084 /* is double-select really necessary? */
2085 if (ap->device[1].class != ATA_DEV_NONE)
2086 ap->ops->dev_select(ap, 1);
2087 if (ap->device[0].class != ATA_DEV_NONE)
2088 ap->ops->dev_select(ap, 0);
2089
2090 /* if no devices were detected, disable this port */
2091 if ((ap->device[0].class == ATA_DEV_NONE) &&
2092 (ap->device[1].class == ATA_DEV_NONE))
2093 goto err_out;
2094
2095 if (ap->flags & (ATA_FLAG_SATA_RESET | ATA_FLAG_SRST)) {
2096 /* set up device control for ATA_FLAG_SATA_RESET */
2097 if (ap->flags & ATA_FLAG_MMIO)
2098 writeb(ap->ctl, (void __iomem *) ioaddr->ctl_addr);
2099 else
2100 outb(ap->ctl, ioaddr->ctl_addr);
2101 }
2102
2103 DPRINTK("EXIT\n");
2104 return;
2105
2106err_out:
2107 printk(KERN_ERR "ata%u: disabling port\n", ap->id);
2108 ap->ops->port_disable(ap);
2109
2110 DPRINTK("EXIT\n");
2111}
2112
7a7921e8
TH		 2113static int sata_phy_resume(struct ata_port *ap)
2114{
2115 unsigned long timeout = jiffies + (HZ * 5);
2116 u32 sstatus;
2117
2118 scr_write_flush(ap, SCR_CONTROL, 0x300);
2119
2120 /* Wait for phy to become ready, if necessary. */
2121 do {
2122 msleep(200);
2123 sstatus = scr_read(ap, SCR_STATUS);
2124 if ((sstatus & 0xf) != 1)
2125 return 0;
2126 } while (time_before(jiffies, timeout));
2127
2128 return -1;
2129}
2130
8a19ac89
TH		 2131/**
2132 * ata_std_probeinit - initialize probing
2133 * @ap: port to be probed
2134 *
2135 * @ap is about to be probed. Initialize it. This function is
2136 * to be used as standard callback for ata_drive_probe_reset().
3a39746a
TH		 2137 *
2138 * NOTE!!! Do not use this function as probeinit if a low level
2139 * driver implements only hardreset. Just pass NULL as probeinit
2140 * in that case. Using this function is probably okay but doing
2141 * so makes reset sequence different from the original
2142 * ->phy_reset implementation and Jeff nervous. :-P
8a19ac89
TH		 2143 */
2144extern void ata_std_probeinit(struct ata_port *ap)
2145{
3a39746a 2146 if (ap->flags & ATA_FLAG_SATA && ap->ops->scr_read) {
8a19ac89 2147 sata_phy_resume(ap);
3a39746a
TH		 2148 if (sata_dev_present(ap))
2149 ata_busy_sleep(ap, ATA_TMOUT_BOOT_QUICK, ATA_TMOUT_BOOT);
2150 }
8a19ac89
TH		 2151}
2152
c2bd5804
TH		 2153/**
2154 * ata_std_softreset - reset host port via ATA SRST
2155 * @ap: port to reset
2156 * @verbose: fail verbosely
2157 * @classes: resulting classes of attached devices
2158 *
2159 * Reset host port using ATA SRST. This function is to be used
2160 * as standard callback for ata_drive_*_reset() functions.
2161 *
2162 * LOCKING:
2163 * Kernel thread context (may sleep)
2164 *
2165 * RETURNS:
2166 * 0 on success, -errno otherwise.
2167 */
2168int ata_std_softreset(struct ata_port *ap, int verbose, unsigned int *classes)
2169{
2170 unsigned int slave_possible = ap->flags & ATA_FLAG_SLAVE_POSS;
2171 unsigned int devmask = 0, err_mask;
2172 u8 err;
2173
2174 DPRINTK("ENTER\n");
2175
3a39746a
TH		 2176 if (ap->ops->scr_read && !sata_dev_present(ap)) {
2177 classes[0] = ATA_DEV_NONE;
2178 goto out;
2179 }
2180
c2bd5804
TH		 2181 /* determine if device 0/1 are present */
2182 if (ata_devchk(ap, 0))
2183 devmask |= (1 << 0);
2184 if (slave_possible && ata_devchk(ap, 1))
2185 devmask |= (1 << 1);
2186
c2bd5804
TH		 2187 /* select device 0 again */
2188 ap->ops->dev_select(ap, 0);
2189
2190 /* issue bus reset */
2191 DPRINTK("about to softreset, devmask=%x\n", devmask);
2192 err_mask = ata_bus_softreset(ap, devmask);
2193 if (err_mask) {
2194 if (verbose)
2195 printk(KERN_ERR "ata%u: SRST failed (err_mask=0x%x)\n",
2196 ap->id, err_mask);
2197 else
2198 DPRINTK("EXIT, softreset failed (err_mask=0x%x)\n",
2199 err_mask);
2200 return -EIO;
2201 }
2202
2203 /* determine by signature whether we have ATA or ATAPI devices */
2204 classes[0] = ata_dev_try_classify(ap, 0, &err);
2205 if (slave_possible && err != 0x81)
2206 classes[1] = ata_dev_try_classify(ap, 1, &err);
2207
3a39746a 2208 out:
c2bd5804
TH		 2209 DPRINTK("EXIT, classes[0]=%u [1]=%u\n", classes[0], classes[1]);
2210 return 0;
2211}
2212
2213/**
2214 * sata_std_hardreset - reset host port via SATA phy reset
2215 * @ap: port to reset
2216 * @verbose: fail verbosely
2217 * @class: resulting class of attached device
2218 *
2219 * SATA phy-reset host port using DET bits of SControl register.
2220 * This function is to be used as standard callback for
2221 * ata_drive_*_reset().
2222 *
2223 * LOCKING:
2224 * Kernel thread context (may sleep)
2225 *
2226 * RETURNS:
2227 * 0 on success, -errno otherwise.
2228 */
2229int sata_std_hardreset(struct ata_port *ap, int verbose, unsigned int *class)
2230{
c2bd5804
TH		 2231 DPRINTK("ENTER\n");
2232
2233 /* Issue phy wake/reset */
2234 scr_write_flush(ap, SCR_CONTROL, 0x301);
2235
2236 /*
2237 * Couldn't find anything in SATA I/II specs, but AHCI-1.1
2238 * 10.4.2 says at least 1 ms.
2239 */
2240 msleep(1);
2241
7a7921e8
TH		 2242 /* Bring phy back */
2243 sata_phy_resume(ap);
c2bd5804 2244
c2bd5804
TH		 2245 /* TODO: phy layer with polling, timeouts, etc. */
2246 if (!sata_dev_present(ap)) {
2247 *class = ATA_DEV_NONE;
2248 DPRINTK("EXIT, link offline\n");
2249 return 0;
2250 }
2251
2252 if (ata_busy_sleep(ap, ATA_TMOUT_BOOT_QUICK, ATA_TMOUT_BOOT)) {
2253 if (verbose)
2254 printk(KERN_ERR "ata%u: COMRESET failed "
2255 "(device not ready)\n", ap->id);
2256 else
2257 DPRINTK("EXIT, device not ready\n");
2258 return -EIO;
2259 }
2260
3a39746a
TH		 2261 ap->ops->dev_select(ap, 0); /* probably unnecessary */
2262
c2bd5804
TH		 2263 *class = ata_dev_try_classify(ap, 0, NULL);
2264
2265 DPRINTK("EXIT, class=%u\n", *class);
2266 return 0;
2267}
2268
2269/**
2270 * ata_std_postreset - standard postreset callback
2271 * @ap: the target ata_port
2272 * @classes: classes of attached devices
2273 *
2274 * This function is invoked after a successful reset. Note that
2275 * the device might have been reset more than once using
2276 * different reset methods before postreset is invoked.
c2bd5804
TH		 2277 *
2278 * This function is to be used as standard callback for
2279 * ata_drive_*_reset().
2280 *
2281 * LOCKING:
2282 * Kernel thread context (may sleep)
2283 */
2284void ata_std_postreset(struct ata_port *ap, unsigned int *classes)
2285{
2286 DPRINTK("ENTER\n");
2287
56497bd5 2288 /* set cable type if it isn't already set */
c2bd5804
TH		 2289 if (ap->cbl == ATA_CBL_NONE && ap->flags & ATA_FLAG_SATA)
2290 ap->cbl = ATA_CBL_SATA;
2291
2292 /* print link status */
2293 if (ap->cbl == ATA_CBL_SATA)
2294 sata_print_link_status(ap);
2295
3a39746a
TH		 2296 /* re-enable interrupts */
2297 if (ap->ioaddr.ctl_addr) /* FIXME: hack. create a hook instead */
2298 ata_irq_on(ap);
c2bd5804
TH		 2299
2300 /* is double-select really necessary? */
2301 if (classes[0] != ATA_DEV_NONE)
2302 ap->ops->dev_select(ap, 1);
2303 if (classes[1] != ATA_DEV_NONE)
2304 ap->ops->dev_select(ap, 0);
2305
3a39746a
TH		 2306 /* bail out if no device is present */
2307 if (classes[0] == ATA_DEV_NONE && classes[1] == ATA_DEV_NONE) {
2308 DPRINTK("EXIT, no device\n");
2309 return;
2310 }
2311
2312 /* set up device control */
2313 if (ap->ioaddr.ctl_addr) {
2314 if (ap->flags & ATA_FLAG_MMIO)
2315 writeb(ap->ctl, (void __iomem *) ap->ioaddr.ctl_addr);
2316 else
2317 outb(ap->ctl, ap->ioaddr.ctl_addr);
2318 }
c2bd5804
TH		 2319
2320 DPRINTK("EXIT\n");
2321}
2322
2323/**
2324 * ata_std_probe_reset - standard probe reset method
2325 * @ap: prot to perform probe-reset
2326 * @classes: resulting classes of attached devices
2327 *
2328 * The stock off-the-shelf ->probe_reset method.
2329 *
2330 * LOCKING:
2331 * Kernel thread context (may sleep)
2332 *
2333 * RETURNS:
2334 * 0 on success, -errno otherwise.
2335 */
2336int ata_std_probe_reset(struct ata_port *ap, unsigned int *classes)
2337{
2338 ata_reset_fn_t hardreset;
2339
2340 hardreset = NULL;
b911fc3a 2341 if (ap->flags & ATA_FLAG_SATA && ap->ops->scr_read)
c2bd5804
TH		 2342 hardreset = sata_std_hardreset;
2343
8a19ac89 2344 return ata_drive_probe_reset(ap, ata_std_probeinit,
7944ea95 2345 ata_std_softreset, hardreset,
c2bd5804
TH		 2346 ata_std_postreset, classes);
2347}
2348
a62c0fc5
TH		 2349static int do_probe_reset(struct ata_port *ap, ata_reset_fn_t reset,
2350 ata_postreset_fn_t postreset,
2351 unsigned int *classes)
2352{
2353 int i, rc;
2354
2355 for (i = 0; i < ATA_MAX_DEVICES; i++)
2356 classes[i] = ATA_DEV_UNKNOWN;
2357
2358 rc = reset(ap, 0, classes);
2359 if (rc)
2360 return rc;
2361
2362 /* If any class isn't ATA_DEV_UNKNOWN, consider classification
2363 * is complete and convert all ATA_DEV_UNKNOWN to
2364 * ATA_DEV_NONE.
2365 */
2366 for (i = 0; i < ATA_MAX_DEVICES; i++)
2367 if (classes[i] != ATA_DEV_UNKNOWN)
2368 break;
2369
2370 if (i < ATA_MAX_DEVICES)
2371 for (i = 0; i < ATA_MAX_DEVICES; i++)
2372 if (classes[i] == ATA_DEV_UNKNOWN)
2373 classes[i] = ATA_DEV_NONE;
2374
2375 if (postreset)
2376 postreset(ap, classes);
2377
2378 return classes[0] != ATA_DEV_UNKNOWN ? 0 : -ENODEV;
2379}
2380
2381/**
2382 * ata_drive_probe_reset - Perform probe reset with given methods
2383 * @ap: port to reset
7944ea95 2384 * @probeinit: probeinit method (can be NULL)
a62c0fc5
TH		 2385 * @softreset: softreset method (can be NULL)
2386 * @hardreset: hardreset method (can be NULL)
2387 * @postreset: postreset method (can be NULL)
2388 * @classes: resulting classes of attached devices
2389 *
2390 * Reset the specified port and classify attached devices using
2391 * given methods. This function prefers softreset but tries all
2392 * possible reset sequences to reset and classify devices. This
2393 * function is intended to be used for constructing ->probe_reset
2394 * callback by low level drivers.
2395 *
2396 * Reset methods should follow the following rules.
2397 *
2398 * - Return 0 on sucess, -errno on failure.
2399 * - If classification is supported, fill classes[] with
2400 * recognized class codes.
2401 * - If classification is not supported, leave classes[] alone.
2402 * - If verbose is non-zero, print error message on failure;
2403 * otherwise, shut up.
2404 *
2405 * LOCKING:
2406 * Kernel thread context (may sleep)
2407 *
2408 * RETURNS:
2409 * 0 on success, -EINVAL if no reset method is avaliable, -ENODEV
2410 * if classification fails, and any error code from reset
2411 * methods.
2412 */
7944ea95 2413int ata_drive_probe_reset(struct ata_port *ap, ata_probeinit_fn_t probeinit,
a62c0fc5
TH		 2414 ata_reset_fn_t softreset, ata_reset_fn_t hardreset,
2415 ata_postreset_fn_t postreset, unsigned int *classes)
2416{
2417 int rc = -EINVAL;
2418
7944ea95
TH		 2419 if (probeinit)
2420 probeinit(ap);
2421
a62c0fc5
TH		 2422 if (softreset) {
2423 rc = do_probe_reset(ap, softreset, postreset, classes);
2424 if (rc == 0)
2425 return 0;
2426 }
2427
2428 if (!hardreset)
2429 return rc;
2430
2431 rc = do_probe_reset(ap, hardreset, postreset, classes);
2432 if (rc == 0 || rc != -ENODEV)
2433 return rc;
2434
2435 if (softreset)
2436 rc = do_probe_reset(ap, softreset, postreset, classes);
2437
2438 return rc;
2439}
2440
623a3128
TH		 2441/**
2442 * ata_dev_same_device - Determine whether new ID matches configured device
2443 * @ap: port on which the device to compare against resides
2444 * @dev: device to compare against
2445 * @new_class: class of the new device
2446 * @new_id: IDENTIFY page of the new device
2447 *
2448 * Compare @new_class and @new_id against @dev and determine
2449 * whether @dev is the device indicated by @new_class and
2450 * @new_id.
2451 *
2452 * LOCKING:
2453 * None.
2454 *
2455 * RETURNS:
2456 * 1 if @dev matches @new_class and @new_id, 0 otherwise.
2457 */
2458static int ata_dev_same_device(struct ata_port *ap, struct ata_device *dev,
2459 unsigned int new_class, const u16 *new_id)
2460{
2461 const u16 *old_id = dev->id;
2462 unsigned char model[2][41], serial[2][21];
2463 u64 new_n_sectors;
2464
2465 if (dev->class != new_class) {
2466 printk(KERN_INFO
2467 "ata%u: dev %u class mismatch %d != %d\n",
2468 ap->id, dev->devno, dev->class, new_class);
2469 return 0;
2470 }
2471
2472 ata_id_c_string(old_id, model[0], ATA_ID_PROD_OFS, sizeof(model[0]));
2473 ata_id_c_string(new_id, model[1], ATA_ID_PROD_OFS, sizeof(model[1]));
2474 ata_id_c_string(old_id, serial[0], ATA_ID_SERNO_OFS, sizeof(serial[0]));
2475 ata_id_c_string(new_id, serial[1], ATA_ID_SERNO_OFS, sizeof(serial[1]));
2476 new_n_sectors = ata_id_n_sectors(new_id);
2477
2478 if (strcmp(model[0], model[1])) {
2479 printk(KERN_INFO
2480 "ata%u: dev %u model number mismatch '%s' != '%s'\n",
2481 ap->id, dev->devno, model[0], model[1]);
2482 return 0;
2483 }
2484
2485 if (strcmp(serial[0], serial[1])) {
2486 printk(KERN_INFO
2487 "ata%u: dev %u serial number mismatch '%s' != '%s'\n",
2488 ap->id, dev->devno, serial[0], serial[1]);
2489 return 0;
2490 }
2491
2492 if (dev->class == ATA_DEV_ATA && dev->n_sectors != new_n_sectors) {
2493 printk(KERN_INFO
2494 "ata%u: dev %u n_sectors mismatch %llu != %llu\n",
2495 ap->id, dev->devno, (unsigned long long)dev->n_sectors,
2496 (unsigned long long)new_n_sectors);
2497 return 0;
2498 }
2499
2500 return 1;
2501}
2502
2503/**
2504 * ata_dev_revalidate - Revalidate ATA device
2505 * @ap: port on which the device to revalidate resides
2506 * @dev: device to revalidate
2507 * @post_reset: is this revalidation after reset?
2508 *
2509 * Re-read IDENTIFY page and make sure @dev is still attached to
2510 * the port.
2511 *
2512 * LOCKING:
2513 * Kernel thread context (may sleep)
2514 *
2515 * RETURNS:
2516 * 0 on success, negative errno otherwise
2517 */
2518int ata_dev_revalidate(struct ata_port *ap, struct ata_device *dev,
2519 int post_reset)
2520{
2521 unsigned int class;
2522 u16 *id;
2523 int rc;
2524
2525 if (!ata_dev_present(dev))
2526 return -ENODEV;
2527
2528 class = dev->class;
2529 id = NULL;
2530
2531 /* allocate & read ID data */
2532 rc = ata_dev_read_id(ap, dev, &class, post_reset, &id);
2533 if (rc)
2534 goto fail;
2535
2536 /* is the device still there? */
2537 if (!ata_dev_same_device(ap, dev, class, id)) {
2538 rc = -ENODEV;
2539 goto fail;
2540 }
2541
2542 kfree(dev->id);
2543 dev->id = id;
2544
2545 /* configure device according to the new ID */
2546 return ata_dev_configure(ap, dev, 0);
2547
2548 fail:
2549 printk(KERN_ERR "ata%u: dev %u revalidation failed (errno=%d)\n",
2550 ap->id, dev->devno, rc);
2551 kfree(id);
2552 return rc;
2553}
2554
98ac62de 2555static const char * const ata_dma_blacklist [] = {
1da177e4
LT		 2556 "WDC AC11000H",
2557 "WDC AC22100H",
2558 "WDC AC32500H",
2559 "WDC AC33100H",
2560 "WDC AC31600H",
2561 "WDC AC32100H",
2562 "WDC AC23200L",
2563 "Compaq CRD-8241B",
2564 "CRD-8400B",
2565 "CRD-8480B",
2566 "CRD-8482B",
2567 "CRD-84",
2568 "SanDisk SDP3B",
2569 "SanDisk SDP3B-64",
2570 "SANYO CD-ROM CRD",
2571 "HITACHI CDR-8",
2572 "HITACHI CDR-8335",
2573 "HITACHI CDR-8435",
2574 "Toshiba CD-ROM XM-6202B",
e922256a 2575 "TOSHIBA CD-ROM XM-1702BC",
1da177e4
LT		 2576 "CD-532E-A",
2577 "E-IDE CD-ROM CR-840",
2578 "CD-ROM Drive/F5A",
2579 "WPI CDD-820",
2580 "SAMSUNG CD-ROM SC-148C",
2581 "SAMSUNG CD-ROM SC",
2582 "SanDisk SDP3B-64",
1da177e4
LT		 2583 "ATAPI CD-ROM DRIVE 40X MAXIMUM",
2584 "_NEC DV5800A",
2585};
2586
057ace5e 2587static int ata_dma_blacklisted(const struct ata_device *dev)
1da177e4 2588{
2e02671d 2589 unsigned char model_num[41];
1da177e4
LT		 2590 int i;
2591
6a62a04d 2592 ata_id_c_string(dev->id, model_num, ATA_ID_PROD_OFS, sizeof(model_num));
1da177e4
LT		 2593
2594 for (i = 0; i < ARRAY_SIZE(ata_dma_blacklist); i++)
2e02671d 2595 if (!strcmp(ata_dma_blacklist[i], model_num))
1da177e4
LT		 2596 return 1;
2597
2598 return 0;
2599}
2600
a6d5a51c
TH		 2601/**
2602 * ata_dev_xfermask - Compute supported xfermask of the given device
2603 * @ap: Port on which the device to compute xfermask for resides
2604 * @dev: Device to compute xfermask for
2605 *
2606 * Compute supported xfermask of @dev. This function is
2607 * responsible for applying all known limits including host
2608 * controller limits, device blacklist, etc...
2609 *
2610 * LOCKING:
2611 * None.
2612 *
2613 * RETURNS:
2614 * Computed xfermask.
2615 */
2616static unsigned int ata_dev_xfermask(struct ata_port *ap,
2617 struct ata_device *dev)
1da177e4 2618{
a6d5a51c
TH		 2619 unsigned long xfer_mask;
2620 int i;
1da177e4 2621
a6d5a51c
TH		 2622 xfer_mask = ata_pack_xfermask(ap->pio_mask, ap->mwdma_mask,
2623 ap->udma_mask);
1da177e4 2624
a6d5a51c
TH		 2625 /* use port-wide xfermask for now */
2626 for (i = 0; i < ATA_MAX_DEVICES; i++) {
2627 struct ata_device *d = &ap->device[i];
2628 if (!ata_dev_present(d))
2629 continue;
2630 xfer_mask &= ata_id_xfermask(d->id);
2631 if (ata_dma_blacklisted(d))
2632 xfer_mask &= ~(ATA_MASK_MWDMA | ATA_MASK_UDMA);
1da177e4
LT		 2633 }
2634
a6d5a51c
TH		 2635 if (ata_dma_blacklisted(dev))
2636 printk(KERN_WARNING "ata%u: dev %u is on DMA blacklist, "
2637 "disabling DMA\n", ap->id, dev->devno);
2638
2639 return xfer_mask;
1da177e4
LT		 2640}
2641
1da177e4
LT		 2642/**
2643 * ata_dev_set_xfermode - Issue SET FEATURES - XFER MODE command
2644 * @ap: Port associated with device @dev
2645 * @dev: Device to which command will be sent
2646 *
780a87f7
JG		 2647 * Issue SET FEATURES - XFER MODE command to device @dev
2648 * on port @ap.
2649 *
1da177e4 2650 * LOCKING:
0cba632b 2651 * PCI/etc. bus probe sem.
1da177e4
LT		 2652 */
2653
2654static void ata_dev_set_xfermode(struct ata_port *ap, struct ata_device *dev)
2655{
a0123703 2656 struct ata_taskfile tf;
1da177e4
LT		 2657
2658 /* set up set-features taskfile */
2659 DPRINTK("set features - xfer mode\n");
2660
a0123703
TH		 2661 ata_tf_init(ap, &tf, dev->devno);
2662 tf.command = ATA_CMD_SET_FEATURES;
2663 tf.feature = SETFEATURES_XFER;
2664 tf.flags |= ATA_TFLAG_ISADDR | ATA_TFLAG_DEVICE;
2665 tf.protocol = ATA_PROT_NODATA;
2666 tf.nsect = dev->xfer_mode;
1da177e4 2667
a0123703
TH		 2668 if (ata_exec_internal(ap, dev, &tf, DMA_NONE, NULL, 0)) {
2669 printk(KERN_ERR "ata%u: failed to set xfermode, disabled\n",
2670 ap->id);
1da177e4 2671 ata_port_disable(ap);
a0123703 2672 }
1da177e4
LT		 2673
2674 DPRINTK("EXIT\n");
2675}
2676
8bf62ece
AL		 2677/**
2678 * ata_dev_init_params - Issue INIT DEV PARAMS command
2679 * @ap: Port associated with device @dev
2680 * @dev: Device to which command will be sent
2681 *
2682 * LOCKING:
6aff8f1f
TH		 2683 * Kernel thread context (may sleep)
2684 *
2685 * RETURNS:
2686 * 0 on success, AC_ERR_* mask otherwise.
8bf62ece
AL		 2687 */
2688
6aff8f1f
TH		 2689static unsigned int ata_dev_init_params(struct ata_port *ap,
2690 struct ata_device *dev)
8bf62ece 2691{
a0123703 2692 struct ata_taskfile tf;
6aff8f1f 2693 unsigned int err_mask;
8bf62ece
AL		 2694 u16 sectors = dev->id[6];
2695 u16 heads = dev->id[3];
2696
2697 /* Number of sectors per track 1-255. Number of heads 1-16 */
2698 if (sectors < 1 || sectors > 255 || heads < 1 || heads > 16)
6aff8f1f 2699 return 0;
8bf62ece
AL		 2700
2701 /* set up init dev params taskfile */
2702 DPRINTK("init dev params \n");
2703
a0123703
TH		 2704 ata_tf_init(ap, &tf, dev->devno);
2705 tf.command = ATA_CMD_INIT_DEV_PARAMS;
2706 tf.flags |= ATA_TFLAG_ISADDR | ATA_TFLAG_DEVICE;
2707 tf.protocol = ATA_PROT_NODATA;
2708 tf.nsect = sectors;
2709 tf.device |= (heads - 1) & 0x0f; /* max head = num. of heads - 1 */
8bf62ece 2710
6aff8f1f 2711 err_mask = ata_exec_internal(ap, dev, &tf, DMA_NONE, NULL, 0);
8bf62ece 2712
6aff8f1f
TH		 2713 DPRINTK("EXIT, err_mask=%x\n", err_mask);
2714 return err_mask;
8bf62ece
AL		 2715}
2716
1da177e4 2717/**
0cba632b
JG		 2718 * ata_sg_clean - Unmap DMA memory associated with command
2719 * @qc: Command containing DMA memory to be released
2720 *
2721 * Unmap all mapped DMA memory associated with this command.
1da177e4
LT		 2722 *
2723 * LOCKING:
0cba632b 2724 * spin_lock_irqsave(host_set lock)
1da177e4
LT		 2725 */
2726
2727static void ata_sg_clean(struct ata_queued_cmd *qc)
2728{
2729 struct ata_port *ap = qc->ap;
cedc9a47 2730 struct scatterlist *sg = qc->__sg;
1da177e4 2731 int dir = qc->dma_dir;
cedc9a47 2732 void *pad_buf = NULL;
1da177e4 2733
a4631474
TH		 2734 WARN_ON(!(qc->flags & ATA_QCFLAG_DMAMAP));
2735 WARN_ON(sg == NULL);
1da177e4
LT		 2736
2737 if (qc->flags & ATA_QCFLAG_SINGLE)
f131883e 2738 WARN_ON(qc->n_elem > 1);
1da177e4 2739
2c13b7ce 2740 VPRINTK("unmapping %u sg elements\n", qc->n_elem);
1da177e4 2741
cedc9a47
JG		 2742 /* if we padded the buffer out to 32-bit bound, and data
2743 * xfer direction is from-device, we must copy from the
2744 * pad buffer back into the supplied buffer
2745 */
2746 if (qc->pad_len && !(qc->tf.flags & ATA_TFLAG_WRITE))
2747 pad_buf = ap->pad + (qc->tag * ATA_DMA_PAD_SZ);
2748
2749 if (qc->flags & ATA_QCFLAG_SG) {
e1410f2d
JG		 2750 if (qc->n_elem)
2751 dma_unmap_sg(ap->host_set->dev, sg, qc->n_elem, dir);
cedc9a47
JG		 2752 /* restore last sg */
2753 sg[qc->orig_n_elem - 1].length += qc->pad_len;
2754 if (pad_buf) {
2755 struct scatterlist *psg = &qc->pad_sgent;
2756 void *addr = kmap_atomic(psg->page, KM_IRQ0);
2757 memcpy(addr + psg->offset, pad_buf, qc->pad_len);
dfa15988 2758 kunmap_atomic(addr, KM_IRQ0);
cedc9a47
JG		 2759 }
2760 } else {
2e242fa9 2761 if (qc->n_elem)
e1410f2d
JG		 2762 dma_unmap_single(ap->host_set->dev,
2763 sg_dma_address(&sg[0]), sg_dma_len(&sg[0]),
2764 dir);
cedc9a47
JG		 2765 /* restore sg */
2766 sg->length += qc->pad_len;
2767 if (pad_buf)
2768 memcpy(qc->buf_virt + sg->length - qc->pad_len,
2769 pad_buf, qc->pad_len);
2770 }
1da177e4
LT		 2771
2772 qc->flags &= ~ATA_QCFLAG_DMAMAP;
cedc9a47 2773 qc->__sg = NULL;
1da177e4
LT		 2774}
2775
2776/**
2777 * ata_fill_sg - Fill PCI IDE PRD table
2778 * @qc: Metadata associated with taskfile to be transferred
2779 *
780a87f7
JG		 2780 * Fill PCI IDE PRD (scatter-gather) table with segments
2781 * associated with the current disk command.
2782 *
1da177e4 2783 * LOCKING:
780a87f7 2784 * spin_lock_irqsave(host_set lock)
1da177e4
LT		 2785 *
2786 */
2787static void ata_fill_sg(struct ata_queued_cmd *qc)
2788{
1da177e4 2789 struct ata_port *ap = qc->ap;
cedc9a47
JG		 2790 struct scatterlist *sg;
2791 unsigned int idx;
1da177e4 2792
a4631474 2793 WARN_ON(qc->__sg == NULL);
f131883e 2794 WARN_ON(qc->n_elem == 0 && qc->pad_len == 0);
1da177e4
LT		 2795
2796 idx = 0;
cedc9a47 2797 ata_for_each_sg(sg, qc) {
1da177e4
LT		 2798 u32 addr, offset;
2799 u32 sg_len, len;
2800
2801 /* determine if physical DMA addr spans 64K boundary.
2802 * Note h/w doesn't support 64-bit, so we unconditionally
2803 * truncate dma_addr_t to u32.
2804 */
2805 addr = (u32) sg_dma_address(sg);
2806 sg_len = sg_dma_len(sg);
2807
2808 while (sg_len) {
2809 offset = addr & 0xffff;
2810 len = sg_len;
2811 if ((offset + sg_len) > 0x10000)
2812 len = 0x10000 - offset;
2813
2814 ap->prd[idx].addr = cpu_to_le32(addr);
2815 ap->prd[idx].flags_len = cpu_to_le32(len & 0xffff);
2816 VPRINTK("PRD[%u] = (0x%X, 0x%X)\n", idx, addr, len);
2817
2818 idx++;
2819 sg_len -= len;
2820 addr += len;
2821 }
2822 }
2823
2824 if (idx)
2825 ap->prd[idx - 1].flags_len |= cpu_to_le32(ATA_PRD_EOT);
2826}
2827/**
2828 * ata_check_atapi_dma - Check whether ATAPI DMA can be supported
2829 * @qc: Metadata associated with taskfile to check
2830 *
780a87f7
JG		 2831 * Allow low-level driver to filter ATA PACKET commands, returning
2832 * a status indicating whether or not it is OK to use DMA for the
2833 * supplied PACKET command.
2834 *
1da177e4 2835 * LOCKING:
0cba632b
JG		 2836 * spin_lock_irqsave(host_set lock)
2837 *
1da177e4
LT		 2838 * RETURNS: 0 when ATAPI DMA can be used
2839 * nonzero otherwise
2840 */
2841int ata_check_atapi_dma(struct ata_queued_cmd *qc)
2842{
2843 struct ata_port *ap = qc->ap;
2844 int rc = 0; /* Assume ATAPI DMA is OK by default */
2845
2846 if (ap->ops->check_atapi_dma)
2847 rc = ap->ops->check_atapi_dma(qc);
2848
2849 return rc;
2850}
2851/**
2852 * ata_qc_prep - Prepare taskfile for submission
2853 * @qc: Metadata associated with taskfile to be prepared
2854 *
780a87f7
JG		 2855 * Prepare ATA taskfile for submission.
2856 *
1da177e4
LT		 2857 * LOCKING:
2858 * spin_lock_irqsave(host_set lock)
2859 */
2860void ata_qc_prep(struct ata_queued_cmd *qc)
2861{
2862 if (!(qc->flags & ATA_QCFLAG_DMAMAP))
2863 return;
2864
2865 ata_fill_sg(qc);
2866}
2867
0cba632b
JG		 2868/**
2869 * ata_sg_init_one - Associate command with memory buffer
2870 * @qc: Command to be associated
2871 * @buf: Memory buffer
2872 * @buflen: Length of memory buffer, in bytes.
2873 *
2874 * Initialize the data-related elements of queued_cmd @qc
2875 * to point to a single memory buffer, @buf of byte length @buflen.
2876 *
2877 * LOCKING:
2878 * spin_lock_irqsave(host_set lock)
2879 */
2880
1da177e4
LT		 2881void ata_sg_init_one(struct ata_queued_cmd *qc, void *buf, unsigned int buflen)
2882{
2883 struct scatterlist *sg;
2884
2885 qc->flags |= ATA_QCFLAG_SINGLE;
2886
2887 memset(&qc->sgent, 0, sizeof(qc->sgent));
cedc9a47 2888 qc->__sg = &qc->sgent;
1da177e4 2889 qc->n_elem = 1;
cedc9a47 2890 qc->orig_n_elem = 1;
1da177e4
LT		 2891 qc->buf_virt = buf;
2892
cedc9a47 2893 sg = qc->__sg;
f0612bbc 2894 sg_init_one(sg, buf, buflen);
1da177e4
LT		 2895}
2896
0cba632b
JG		 2897/**
2898 * ata_sg_init - Associate command with scatter-gather table.
2899 * @qc: Command to be associated
2900 * @sg: Scatter-gather table.
2901 * @n_elem: Number of elements in s/g table.
2902 *
2903 * Initialize the data-related elements of queued_cmd @qc
2904 * to point to a scatter-gather table @sg, containing @n_elem
2905 * elements.
2906 *
2907 * LOCKING:
2908 * spin_lock_irqsave(host_set lock)
2909 */
2910
1da177e4
LT		 2911void ata_sg_init(struct ata_queued_cmd *qc, struct scatterlist *sg,
2912 unsigned int n_elem)
2913{
2914 qc->flags |= ATA_QCFLAG_SG;
cedc9a47 2915 qc->__sg = sg;
1da177e4 2916 qc->n_elem = n_elem;
cedc9a47 2917 qc->orig_n_elem = n_elem;
1da177e4
LT		 2918}
2919
2920/**
0cba632b
JG		 2921 * ata_sg_setup_one - DMA-map the memory buffer associated with a command.
2922 * @qc: Command with memory buffer to be mapped.
2923 *
2924 * DMA-map the memory buffer associated with queued_cmd @qc.
1da177e4
LT		 2925 *
2926 * LOCKING:
2927 * spin_lock_irqsave(host_set lock)
2928 *
2929 * RETURNS:
0cba632b 2930 * Zero on success, negative on error.
1da177e4
LT		 2931 */
2932
2933static int ata_sg_setup_one(struct ata_queued_cmd *qc)
2934{
2935 struct ata_port *ap = qc->ap;
2936 int dir = qc->dma_dir;
cedc9a47 2937 struct scatterlist *sg = qc->__sg;
1da177e4 2938 dma_addr_t dma_address;
2e242fa9 2939 int trim_sg = 0;
1da177e4 2940
cedc9a47
JG		 2941 /* we must lengthen transfers to end on a 32-bit boundary */
2942 qc->pad_len = sg->length & 3;
2943 if (qc->pad_len) {
2944 void *pad_buf = ap->pad + (qc->tag * ATA_DMA_PAD_SZ);
2945 struct scatterlist *psg = &qc->pad_sgent;
2946
a4631474 2947 WARN_ON(qc->dev->class != ATA_DEV_ATAPI);
cedc9a47
JG		 2948
2949 memset(pad_buf, 0, ATA_DMA_PAD_SZ);
2950
2951 if (qc->tf.flags & ATA_TFLAG_WRITE)
2952 memcpy(pad_buf, qc->buf_virt + sg->length - qc->pad_len,
2953 qc->pad_len);
2954
2955 sg_dma_address(psg) = ap->pad_dma + (qc->tag * ATA_DMA_PAD_SZ);
2956 sg_dma_len(psg) = ATA_DMA_PAD_SZ;
2957 /* trim sg */
2958 sg->length -= qc->pad_len;
2e242fa9
TH		 2959 if (sg->length == 0)
2960 trim_sg = 1;
cedc9a47
JG		 2961
2962 DPRINTK("padding done, sg->length=%u pad_len=%u\n",
2963 sg->length, qc->pad_len);
2964 }
2965
2e242fa9
TH		 2966 if (trim_sg) {
2967 qc->n_elem--;
e1410f2d
JG		 2968 goto skip_map;
2969 }
2970
1da177e4 2971 dma_address = dma_map_single(ap->host_set->dev, qc->buf_virt,
32529e01 2972 sg->length, dir);
537a95d9
TH		 2973 if (dma_mapping_error(dma_address)) {
2974 /* restore sg */
2975 sg->length += qc->pad_len;
1da177e4 2976 return -1;
537a95d9 2977 }
1da177e4
LT		 2978
2979 sg_dma_address(sg) = dma_address;
32529e01 2980 sg_dma_len(sg) = sg->length;
1da177e4 2981
2e242fa9 2982skip_map:
1da177e4
LT		 2983 DPRINTK("mapped buffer of %d bytes for %s\n", sg_dma_len(sg),
2984 qc->tf.flags & ATA_TFLAG_WRITE ? "write" : "read");
2985
2986 return 0;
2987}
2988
2989/**
0cba632b
JG		 2990 * ata_sg_setup - DMA-map the scatter-gather table associated with a command.
2991 * @qc: Command with scatter-gather table to be mapped.
2992 *
2993 * DMA-map the scatter-gather table associated with queued_cmd @qc.
1da177e4
LT		 2994 *
2995 * LOCKING:
2996 * spin_lock_irqsave(host_set lock)
2997 *
2998 * RETURNS:
0cba632b 2999 * Zero on success, negative on error.
1da177e4
LT		 3000 *
3001 */
3002
3003static int ata_sg_setup(struct ata_queued_cmd *qc)
3004{
3005 struct ata_port *ap = qc->ap;
cedc9a47
JG		 3006 struct scatterlist *sg = qc->__sg;
3007 struct scatterlist *lsg = &sg[qc->n_elem - 1];
e1410f2d 3008 int n_elem, pre_n_elem, dir, trim_sg = 0;
1da177e4
LT		 3009
3010 VPRINTK("ENTER, ata%u\n", ap->id);
a4631474 3011 WARN_ON(!(qc->flags & ATA_QCFLAG_SG));
1da177e4 3012
cedc9a47
JG		 3013 /* we must lengthen transfers to end on a 32-bit boundary */
3014 qc->pad_len = lsg->length & 3;
3015 if (qc->pad_len) {
3016 void *pad_buf = ap->pad + (qc->tag * ATA_DMA_PAD_SZ);
3017 struct scatterlist *psg = &qc->pad_sgent;
3018 unsigned int offset;
3019
a4631474 3020 WARN_ON(qc->dev->class != ATA_DEV_ATAPI);
cedc9a47
JG		 3021
3022 memset(pad_buf, 0, ATA_DMA_PAD_SZ);
3023
3024 /*
3025 * psg->page/offset are used to copy to-be-written
3026 * data in this function or read data in ata_sg_clean.
3027 */
3028 offset = lsg->offset + lsg->length - qc->pad_len;
3029 psg->page = nth_page(lsg->page, offset >> PAGE_SHIFT);
3030 psg->offset = offset_in_page(offset);
3031
3032 if (qc->tf.flags & ATA_TFLAG_WRITE) {
3033 void *addr = kmap_atomic(psg->page, KM_IRQ0);
3034 memcpy(pad_buf, addr + psg->offset, qc->pad_len);
dfa15988 3035 kunmap_atomic(addr, KM_IRQ0);
cedc9a47
JG		 3036 }
3037
3038 sg_dma_address(psg) = ap->pad_dma + (qc->tag * ATA_DMA_PAD_SZ);
3039 sg_dma_len(psg) = ATA_DMA_PAD_SZ;
3040 /* trim last sg */
3041 lsg->length -= qc->pad_len;
e1410f2d
JG		 3042 if (lsg->length == 0)
3043 trim_sg = 1;
cedc9a47
JG		 3044
3045 DPRINTK("padding done, sg[%d].length=%u pad_len=%u\n",
3046 qc->n_elem - 1, lsg->length, qc->pad_len);
3047 }
3048
e1410f2d
JG		 3049 pre_n_elem = qc->n_elem;
3050 if (trim_sg && pre_n_elem)
3051 pre_n_elem--;
3052
3053 if (!pre_n_elem) {
3054 n_elem = 0;
3055 goto skip_map;
3056 }
3057
1da177e4 3058 dir = qc->dma_dir;
e1410f2d 3059 n_elem = dma_map_sg(ap->host_set->dev, sg, pre_n_elem, dir);
537a95d9
TH		 3060 if (n_elem < 1) {
3061 /* restore last sg */
3062 lsg->length += qc->pad_len;
1da177e4 3063 return -1;
537a95d9 3064 }
1da177e4
LT		 3065
3066 DPRINTK("%d sg elements mapped\n", n_elem);
3067
e1410f2d 3068skip_map:
1da177e4
LT		 3069 qc->n_elem = n_elem;
3070
3071 return 0;
3072}
3073
40e8c82c
TH		 3074/**
3075 * ata_poll_qc_complete - turn irq back on and finish qc
3076 * @qc: Command to complete
8e8b77dd 3077 * @err_mask: ATA status register content
40e8c82c
TH		 3078 *
3079 * LOCKING:
3080 * None. (grabs host lock)
3081 */
3082
a22e2eb0 3083void ata_poll_qc_complete(struct ata_queued_cmd *qc)
40e8c82c
TH		 3084{
3085 struct ata_port *ap = qc->ap;
b8f6153e 3086 unsigned long flags;
40e8c82c 3087
b8f6153e 3088 spin_lock_irqsave(&ap->host_set->lock, flags);
40e8c82c
TH		 3089 ap->flags &= ~ATA_FLAG_NOINTR;
3090 ata_irq_on(ap);
a22e2eb0 3091 ata_qc_complete(qc);
b8f6153e 3092 spin_unlock_irqrestore(&ap->host_set->lock, flags);
40e8c82c
TH		 3093}
3094
1da177e4 3095/**
c893a3ae 3096 * ata_pio_poll - poll using PIO, depending on current state
6f0ef4fa 3097 * @ap: the target ata_port
1da177e4
LT		 3098 *
3099 * LOCKING:
0cba632b 3100 * None. (executing in kernel thread context)
1da177e4
LT		 3101 *
3102 * RETURNS:
6f0ef4fa 3103 * timeout value to use
1da177e4
LT		 3104 */
3105
3106static unsigned long ata_pio_poll(struct ata_port *ap)
3107{
c14b8331 3108 struct ata_queued_cmd *qc;
1da177e4 3109 u8 status;
14be71f4
AL		 3110 unsigned int poll_state = HSM_ST_UNKNOWN;
3111 unsigned int reg_state = HSM_ST_UNKNOWN;
14be71f4 3112
c14b8331 3113 qc = ata_qc_from_tag(ap, ap->active_tag);
a4631474 3114 WARN_ON(qc == NULL);
c14b8331 3115
14be71f4
AL		 3116 switch (ap->hsm_task_state) {
3117 case HSM_ST:
3118 case HSM_ST_POLL:
3119 poll_state = HSM_ST_POLL;
3120 reg_state = HSM_ST;
1da177e4 3121 break;
14be71f4
AL		 3122 case HSM_ST_LAST:
3123 case HSM_ST_LAST_POLL:
3124 poll_state = HSM_ST_LAST_POLL;
3125 reg_state = HSM_ST_LAST;
1da177e4
LT		 3126 break;
3127 default:
3128 BUG();
3129 break;
3130 }
3131
3132 status = ata_chk_status(ap);
3133 if (status & ATA_BUSY) {
3134 if (time_after(jiffies, ap->pio_task_timeout)) {
11a56d24 3135 qc->err_mask |= AC_ERR_TIMEOUT;
7c398335 3136 ap->hsm_task_state = HSM_ST_TMOUT;
1da177e4
LT		 3137 return 0;
3138 }
14be71f4 3139 ap->hsm_task_state = poll_state;
1da177e4
LT		 3140 return ATA_SHORT_PAUSE;
3141 }
3142
14be71f4 3143 ap->hsm_task_state = reg_state;
1da177e4
LT		 3144 return 0;
3145}
3146
3147/**
6f0ef4fa
RD		 3148 * ata_pio_complete - check if drive is busy or idle
3149 * @ap: the target ata_port
1da177e4
LT		 3150 *
3151 * LOCKING:
0cba632b 3152 * None. (executing in kernel thread context)
7fb6ec28
JG		 3153 *
3154 * RETURNS:
3155 * Non-zero if qc completed, zero otherwise.
1da177e4
LT		 3156 */
3157
7fb6ec28 3158static int ata_pio_complete (struct ata_port *ap)
1da177e4
LT		 3159{
3160 struct ata_queued_cmd *qc;
3161 u8 drv_stat;
3162
3163 /*
31433ea3
AC		 3164 * This is purely heuristic. This is a fast path. Sometimes when
3165 * we enter, BSY will be cleared in a chk-status or two. If not,
3166 * the drive is probably seeking or something. Snooze for a couple
3167 * msecs, then chk-status again. If still busy, fall back to
14be71f4 3168 * HSM_ST_POLL state.
1da177e4 3169 */
fe79e683
AL		 3170 drv_stat = ata_busy_wait(ap, ATA_BUSY, 10);
3171 if (drv_stat & ATA_BUSY) {
1da177e4 3172 msleep(2);
fe79e683
AL		 3173 drv_stat = ata_busy_wait(ap, ATA_BUSY, 10);
3174 if (drv_stat & ATA_BUSY) {
14be71f4 3175 ap->hsm_task_state = HSM_ST_LAST_POLL;
1da177e4 3176 ap->pio_task_timeout = jiffies + ATA_TMOUT_PIO;
7fb6ec28 3177 return 0;
1da177e4
LT		 3178 }
3179 }
3180
c14b8331 3181 qc = ata_qc_from_tag(ap, ap->active_tag);
a4631474 3182 WARN_ON(qc == NULL);
c14b8331 3183
1da177e4
LT		 3184 drv_stat = ata_wait_idle(ap);
3185 if (!ata_ok(drv_stat)) {
1c848984 3186 qc->err_mask |= __ac_err_mask(drv_stat);
14be71f4 3187 ap->hsm_task_state = HSM_ST_ERR;
7fb6ec28 3188 return 0;
1da177e4
LT		 3189 }
3190
14be71f4 3191 ap->hsm_task_state = HSM_ST_IDLE;
1da177e4 3192
a4631474 3193 WARN_ON(qc->err_mask);
a22e2eb0 3194 ata_poll_qc_complete(qc);
7fb6ec28
JG		 3195
3196 /* another command may start at this point */
3197
3198 return 1;
1da177e4
LT		 3199}
3200
0baab86b
EF		 3201
3202/**
c893a3ae 3203 * swap_buf_le16 - swap halves of 16-bit words in place
0baab86b
EF		 3204 * @buf: Buffer to swap
3205 * @buf_words: Number of 16-bit words in buffer.
3206 *
3207 * Swap halves of 16-bit words if needed to convert from
3208 * little-endian byte order to native cpu byte order, or
3209 * vice-versa.
3210 *
3211 * LOCKING:
6f0ef4fa 3212 * Inherited from caller.
0baab86b 3213 */
1da177e4
LT		 3214void swap_buf_le16(u16 *buf, unsigned int buf_words)
3215{
3216#ifdef __BIG_ENDIAN
3217 unsigned int i;
3218
3219 for (i = 0; i < buf_words; i++)
3220 buf[i] = le16_to_cpu(buf[i]);
3221#endif /* __BIG_ENDIAN */
3222}
3223
6ae4cfb5
AL		 3224/**
3225 * ata_mmio_data_xfer - Transfer data by MMIO
3226 * @ap: port to read/write
3227 * @buf: data buffer
3228 * @buflen: buffer length
344babaa 3229 * @write_data: read/write
6ae4cfb5
AL		 3230 *
3231 * Transfer data from/to the device data register by MMIO.
3232 *
3233 * LOCKING:
3234 * Inherited from caller.
6ae4cfb5
AL		 3235 */
3236
1da177e4
LT		 3237static void ata_mmio_data_xfer(struct ata_port *ap, unsigned char *buf,
3238 unsigned int buflen, int write_data)
3239{
3240 unsigned int i;
3241 unsigned int words = buflen >> 1;
3242 u16 *buf16 = (u16 *) buf;
3243 void __iomem *mmio = (void __iomem *)ap->ioaddr.data_addr;
3244
6ae4cfb5 3245 /* Transfer multiple of 2 bytes */
1da177e4
LT		 3246 if (write_data) {
3247 for (i = 0; i < words; i++)
3248 writew(le16_to_cpu(buf16[i]), mmio);
3249 } else {
3250 for (i = 0; i < words; i++)
3251 buf16[i] = cpu_to_le16(readw(mmio));
3252 }
6ae4cfb5
AL		 3253
3254 /* Transfer trailing 1 byte, if any. */
3255 if (unlikely(buflen & 0x01)) {
3256 u16 align_buf[1] = { 0 };
3257 unsigned char *trailing_buf = buf + buflen - 1;
3258
3259 if (write_data) {
3260 memcpy(align_buf, trailing_buf, 1);
3261 writew(le16_to_cpu(align_buf[0]), mmio);
3262 } else {
3263 align_buf[0] = cpu_to_le16(readw(mmio));
3264 memcpy(trailing_buf, align_buf, 1);
3265 }
3266 }
1da177e4
LT		 3267}
3268
6ae4cfb5
AL		 3269/**
3270 * ata_pio_data_xfer - Transfer data by PIO
3271 * @ap: port to read/write
3272 * @buf: data buffer
3273 * @buflen: buffer length
344babaa 3274 * @write_data: read/write
6ae4cfb5
AL		 3275 *
3276 * Transfer data from/to the device data register by PIO.
3277 *
3278 * LOCKING:
3279 * Inherited from caller.
6ae4cfb5
AL		 3280 */
3281
1da177e4
LT		 3282static void ata_pio_data_xfer(struct ata_port *ap, unsigned char *buf,
3283 unsigned int buflen, int write_data)
3284{
6ae4cfb5 3285 unsigned int words = buflen >> 1;
1da177e4 3286
6ae4cfb5 3287 /* Transfer multiple of 2 bytes */
1da177e4 3288 if (write_data)
6ae4cfb5 3289 outsw(ap->ioaddr.data_addr, buf, words);
1da177e4 3290 else
6ae4cfb5
AL		 3291 insw(ap->ioaddr.data_addr, buf, words);
3292
3293 /* Transfer trailing 1 byte, if any. */
3294 if (unlikely(buflen & 0x01)) {
3295 u16 align_buf[1] = { 0 };
3296 unsigned char *trailing_buf = buf + buflen - 1;
3297
3298 if (write_data) {
3299 memcpy(align_buf, trailing_buf, 1);
3300 outw(le16_to_cpu(align_buf[0]), ap->ioaddr.data_addr);
3301 } else {
3302 align_buf[0] = cpu_to_le16(inw(ap->ioaddr.data_addr));
3303 memcpy(trailing_buf, align_buf, 1);
3304 }
3305 }
1da177e4
LT		 3306}
3307
6ae4cfb5
AL		 3308/**
3309 * ata_data_xfer - Transfer data from/to the data register.
3310 * @ap: port to read/write
3311 * @buf: data buffer
3312 * @buflen: buffer length
3313 * @do_write: read/write
3314 *
3315 * Transfer data from/to the device data register.
3316 *
3317 * LOCKING:
3318 * Inherited from caller.
6ae4cfb5
AL		 3319 */
3320
1da177e4
LT		 3321static void ata_data_xfer(struct ata_port *ap, unsigned char *buf,
3322 unsigned int buflen, int do_write)
3323{
a1bd9e68
AC		 3324 /* Make the crap hardware pay the costs not the good stuff */
3325 if (unlikely(ap->flags & ATA_FLAG_IRQ_MASK)) {
3326 unsigned long flags;
3327 local_irq_save(flags);
3328 if (ap->flags & ATA_FLAG_MMIO)
3329 ata_mmio_data_xfer(ap, buf, buflen, do_write);
3330 else
3331 ata_pio_data_xfer(ap, buf, buflen, do_write);
3332 local_irq_restore(flags);
3333 } else {
3334 if (ap->flags & ATA_FLAG_MMIO)
3335 ata_mmio_data_xfer(ap, buf, buflen, do_write);
3336 else
3337 ata_pio_data_xfer(ap, buf, buflen, do_write);
3338 }
1da177e4
LT		 3339}
3340
6ae4cfb5
AL		 3341/**
3342 * ata_pio_sector - Transfer ATA_SECT_SIZE (512 bytes) of data.
3343 * @qc: Command on going
3344 *
3345 * Transfer ATA_SECT_SIZE of data from/to the ATA device.
3346 *
3347 * LOCKING:
3348 * Inherited from caller.
3349 */
3350
1da177e4
LT		 3351static void ata_pio_sector(struct ata_queued_cmd *qc)
3352{
3353 int do_write = (qc->tf.flags & ATA_TFLAG_WRITE);
cedc9a47 3354 struct scatterlist *sg = qc->__sg;
1da177e4
LT		 3355 struct ata_port *ap = qc->ap;
3356 struct page *page;
3357 unsigned int offset;
3358 unsigned char *buf;
3359
3360 if (qc->cursect == (qc->nsect - 1))
14be71f4 3361 ap->hsm_task_state = HSM_ST_LAST;
1da177e4
LT		 3362
3363 page = sg[qc->cursg].page;
3364 offset = sg[qc->cursg].offset + qc->cursg_ofs * ATA_SECT_SIZE;
3365
3366 /* get the current page and offset */
3367 page = nth_page(page, (offset >> PAGE_SHIFT));
3368 offset %= PAGE_SIZE;
3369
3370 buf = kmap(page) + offset;
3371
3372 qc->cursect++;
3373 qc->cursg_ofs++;
3374
32529e01 3375 if ((qc->cursg_ofs * ATA_SECT_SIZE) == (&sg[qc->cursg])->length) {
1da177e4
LT		 3376 qc->cursg++;
3377 qc->cursg_ofs = 0;
3378 }
3379
3380 DPRINTK("data %s\n", qc->tf.flags & ATA_TFLAG_WRITE ? "write" : "read");
3381
3382 /* do the actual data transfer */
3383 do_write = (qc->tf.flags & ATA_TFLAG_WRITE);
3384 ata_data_xfer(ap, buf, ATA_SECT_SIZE, do_write);
3385
3386 kunmap(page);
3387}
3388
6ae4cfb5
AL		 3389/**
3390 * __atapi_pio_bytes - Transfer data from/to the ATAPI device.
3391 * @qc: Command on going
3392 * @bytes: number of bytes
3393 *
3394 * Transfer Transfer data from/to the ATAPI device.
3395 *
3396 * LOCKING:
3397 * Inherited from caller.
3398 *
3399 */
3400
1da177e4
LT		 3401static void __atapi_pio_bytes(struct ata_queued_cmd *qc, unsigned int bytes)
3402{
3403 int do_write = (qc->tf.flags & ATA_TFLAG_WRITE);
cedc9a47 3404 struct scatterlist *sg = qc->__sg;
1da177e4
LT		 3405 struct ata_port *ap = qc->ap;
3406 struct page *page;
3407 unsigned char *buf;
3408 unsigned int offset, count;
3409
563a6e1f 3410 if (qc->curbytes + bytes >= qc->nbytes)
14be71f4 3411 ap->hsm_task_state = HSM_ST_LAST;
1da177e4
LT		 3412
3413next_sg:
563a6e1f 3414 if (unlikely(qc->cursg >= qc->n_elem)) {
7fb6ec28 3415 /*
563a6e1f
AL		 3416 * The end of qc->sg is reached and the device expects
3417 * more data to transfer. In order not to overrun qc->sg
3418 * and fulfill length specified in the byte count register,
3419 * - for read case, discard trailing data from the device
3420 * - for write case, padding zero data to the device
3421 */
3422 u16 pad_buf[1] = { 0 };
3423 unsigned int words = bytes >> 1;
3424 unsigned int i;
3425
3426 if (words) /* warning if bytes > 1 */
7fb6ec28 3427 printk(KERN_WARNING "ata%u: %u bytes trailing data\n",
563a6e1f
AL		 3428 ap->id, bytes);
3429
3430 for (i = 0; i < words; i++)
3431 ata_data_xfer(ap, (unsigned char*)pad_buf, 2, do_write);
3432
14be71f4 3433 ap->hsm_task_state = HSM_ST_LAST;
563a6e1f
AL		 3434 return;
3435 }
3436
cedc9a47 3437 sg = &qc->__sg[qc->cursg];
1da177e4 3438
1da177e4
LT		 3439 page = sg->page;
3440 offset = sg->offset + qc->cursg_ofs;
3441
3442 /* get the current page and offset */
3443 page = nth_page(page, (offset >> PAGE_SHIFT));
3444 offset %= PAGE_SIZE;
3445
6952df03 3446 /* don't overrun current sg */
32529e01 3447 count = min(sg->length - qc->cursg_ofs, bytes);
1da177e4
LT		 3448
3449 /* don't cross page boundaries */
3450 count = min(count, (unsigned int)PAGE_SIZE - offset);
3451
3452 buf = kmap(page) + offset;
3453
3454 bytes -= count;
3455 qc->curbytes += count;
3456 qc->cursg_ofs += count;
3457
32529e01 3458 if (qc->cursg_ofs == sg->length) {
1da177e4
LT		 3459 qc->cursg++;
3460 qc->cursg_ofs = 0;
3461 }
3462
3463 DPRINTK("data %s\n", qc->tf.flags & ATA_TFLAG_WRITE ? "write" : "read");
3464
3465 /* do the actual data transfer */
3466 ata_data_xfer(ap, buf, count, do_write);
3467
3468 kunmap(page);
3469
563a6e1f 3470 if (bytes)
1da177e4 3471 goto next_sg;
1da177e4
LT		 3472}
3473
6ae4cfb5
AL		 3474/**
3475 * atapi_pio_bytes - Transfer data from/to the ATAPI device.
3476 * @qc: Command on going
3477 *
3478 * Transfer Transfer data from/to the ATAPI device.
3479 *
3480 * LOCKING:
3481 * Inherited from caller.
6ae4cfb5
AL		 3482 */
3483
1da177e4
LT		 3484static void atapi_pio_bytes(struct ata_queued_cmd *qc)
3485{
3486 struct ata_port *ap = qc->ap;
3487 struct ata_device *dev = qc->dev;
3488 unsigned int ireason, bc_lo, bc_hi, bytes;
3489 int i_write, do_write = (qc->tf.flags & ATA_TFLAG_WRITE) ? 1 : 0;
3490
3491 ap->ops->tf_read(ap, &qc->tf);
3492 ireason = qc->tf.nsect;
3493 bc_lo = qc->tf.lbam;
3494 bc_hi = qc->tf.lbah;
3495 bytes = (bc_hi << 8) | bc_lo;
3496
3497 /* shall be cleared to zero, indicating xfer of data */
3498 if (ireason & (1 << 0))
3499 goto err_out;
3500
3501 /* make sure transfer direction matches expected */
3502 i_write = ((ireason & (1 << 1)) == 0) ? 1 : 0;
3503 if (do_write != i_write)
3504 goto err_out;
3505
3506 __atapi_pio_bytes(qc, bytes);
3507
3508 return;
3509
3510err_out:
3511 printk(KERN_INFO "ata%u: dev %u: ATAPI check failed\n",
3512 ap->id, dev->devno);
11a56d24 3513 qc->err_mask |= AC_ERR_HSM;
14be71f4 3514 ap->hsm_task_state = HSM_ST_ERR;
1da177e4
LT		 3515}
3516
3517/**
6f0ef4fa
RD		 3518 * ata_pio_block - start PIO on a block
3519 * @ap: the target ata_port
1da177e4
LT		 3520 *
3521 * LOCKING:
0cba632b 3522 * None. (executing in kernel thread context)
1da177e4
LT		 3523 */
3524
3525static void ata_pio_block(struct ata_port *ap)
3526{
3527 struct ata_queued_cmd *qc;
3528 u8 status;
3529
3530 /*
6f0ef4fa 3531 * This is purely heuristic. This is a fast path.
1da177e4
LT		 3532 * Sometimes when we enter, BSY will be cleared in
3533 * a chk-status or two. If not, the drive is probably seeking
3534 * or something. Snooze for a couple msecs, then
3535 * chk-status again. If still busy, fall back to
14be71f4 3536 * HSM_ST_POLL state.
1da177e4
LT		 3537 */
3538 status = ata_busy_wait(ap, ATA_BUSY, 5);
3539 if (status & ATA_BUSY) {
3540 msleep(2);
3541 status = ata_busy_wait(ap, ATA_BUSY, 10);
3542 if (status & ATA_BUSY) {
14be71f4 3543 ap->hsm_task_state = HSM_ST_POLL;
1da177e4
LT		 3544 ap->pio_task_timeout = jiffies + ATA_TMOUT_PIO;
3545 return;
3546 }
3547 }
3548
3549 qc = ata_qc_from_tag(ap, ap->active_tag);
a4631474 3550 WARN_ON(qc == NULL);
1da177e4 3551
fe79e683
AL		 3552 /* check error */
3553 if (status & (ATA_ERR | ATA_DF)) {
3554 qc->err_mask |= AC_ERR_DEV;
3555 ap->hsm_task_state = HSM_ST_ERR;
3556 return;
3557 }
3558
3559 /* transfer data if any */
1da177e4 3560 if (is_atapi_taskfile(&qc->tf)) {
fe79e683 3561 /* DRQ=0 means no more data to transfer */
1da177e4 3562 if ((status & ATA_DRQ) == 0) {
14be71f4 3563 ap->hsm_task_state = HSM_ST_LAST;
1da177e4
LT		 3564 return;
3565 }
3566
3567 atapi_pio_bytes(qc);
3568 } else {
3569 /* handle BSY=0, DRQ=0 as error */
3570 if ((status & ATA_DRQ) == 0) {
11a56d24 3571 qc->err_mask |= AC_ERR_HSM;
14be71f4 3572 ap->hsm_task_state = HSM_ST_ERR;
1da177e4
LT		 3573 return;
3574 }
3575
3576 ata_pio_sector(qc);
3577 }
3578}
3579
3580static void ata_pio_error(struct ata_port *ap)
3581{
3582 struct ata_queued_cmd *qc;
a7dac447 3583
1da177e4 3584 qc = ata_qc_from_tag(ap, ap->active_tag);
a4631474 3585 WARN_ON(qc == NULL);
1da177e4 3586
0565c26d
AL		 3587 if (qc->tf.command != ATA_CMD_PACKET)
3588 printk(KERN_WARNING "ata%u: PIO error\n", ap->id);
3589
1c848984
AL		 3590 /* make sure qc->err_mask is available to
3591 * know what's wrong and recover
3592 */
a4631474 3593 WARN_ON(qc->err_mask == 0);
1c848984 3594
14be71f4 3595 ap->hsm_task_state = HSM_ST_IDLE;
1da177e4 3596
a22e2eb0 3597 ata_poll_qc_complete(qc);
1da177e4
LT		 3598}
3599
3600static void ata_pio_task(void *_data)
3601{
3602 struct ata_port *ap = _data;
7fb6ec28
JG		 3603 unsigned long timeout;
3604 int qc_completed;
3605
3606fsm_start:
3607 timeout = 0;
3608 qc_completed = 0;
1da177e4 3609
14be71f4
AL		 3610 switch (ap->hsm_task_state) {
3611 case HSM_ST_IDLE:
1da177e4
LT		 3612 return;
3613
14be71f4 3614 case HSM_ST:
1da177e4
LT		 3615 ata_pio_block(ap);
3616 break;
3617
14be71f4 3618 case HSM_ST_LAST:
7fb6ec28 3619 qc_completed = ata_pio_complete(ap);
1da177e4
LT		 3620 break;
3621
14be71f4
AL		 3622 case HSM_ST_POLL:
3623 case HSM_ST_LAST_POLL:
1da177e4
LT		 3624 timeout = ata_pio_poll(ap);
3625 break;
3626
14be71f4
AL		 3627 case HSM_ST_TMOUT:
3628 case HSM_ST_ERR:
1da177e4
LT		 3629 ata_pio_error(ap);
3630 return;
3631 }
3632
3633 if (timeout)
8061f5f0 3634 ata_port_queue_task(ap, ata_pio_task, ap, timeout);
7fb6ec28
JG		 3635 else if (!qc_completed)
3636 goto fsm_start;
1da177e4
LT		 3637}
3638
8061f5f0
TH		 3639/**
3640 * atapi_packet_task - Write CDB bytes to hardware
3641 * @_data: Port to which ATAPI device is attached.
3642 *
3643 * When device has indicated its readiness to accept
3644 * a CDB, this function is called. Send the CDB.
3645 * If DMA is to be performed, exit immediately.
3646 * Otherwise, we are in polling mode, so poll
3647 * status under operation succeeds or fails.
3648 *
3649 * LOCKING:
3650 * Kernel thread context (may sleep)
3651 */
3652
3653static void atapi_packet_task(void *_data)
3654{
3655 struct ata_port *ap = _data;
3656 struct ata_queued_cmd *qc;
3657 u8 status;
3658
3659 qc = ata_qc_from_tag(ap, ap->active_tag);
3660 WARN_ON(qc == NULL);
3661 WARN_ON(!(qc->flags & ATA_QCFLAG_ACTIVE));
3662
3663 /* sleep-wait for BSY to clear */
3664 DPRINTK("busy wait\n");
3665 if (ata_busy_sleep(ap, ATA_TMOUT_CDB_QUICK, ATA_TMOUT_CDB)) {
3666 qc->err_mask |= AC_ERR_TIMEOUT;
3667 goto err_out;
3668 }
3669
3670 /* make sure DRQ is set */
3671 status = ata_chk_status(ap);
3672 if ((status & (ATA_BUSY | ATA_DRQ)) != ATA_DRQ) {
3673 qc->err_mask |= AC_ERR_HSM;
3674 goto err_out;
3675 }
3676
3677 /* send SCSI cdb */
3678 DPRINTK("send cdb\n");
3679 WARN_ON(qc->dev->cdb_len < 12);
3680
3681 if (qc->tf.protocol == ATA_PROT_ATAPI_DMA ||
3682 qc->tf.protocol == ATA_PROT_ATAPI_NODATA) {
3683 unsigned long flags;
3684
3685 /* Once we're done issuing command and kicking bmdma,
3686 * irq handler takes over. To not lose irq, we need
3687 * to clear NOINTR flag before sending cdb, but
3688 * interrupt handler shouldn't be invoked before we're
3689 * finished. Hence, the following locking.
3690 */
3691 spin_lock_irqsave(&ap->host_set->lock, flags);
3692 ap->flags &= ~ATA_FLAG_NOINTR;
3693 ata_data_xfer(ap, qc->cdb, qc->dev->cdb_len, 1);
3694 if (qc->tf.protocol == ATA_PROT_ATAPI_DMA)
3695 ap->ops->bmdma_start(qc); /* initiate bmdma */
3696 spin_unlock_irqrestore(&ap->host_set->lock, flags);
3697 } else {
3698 ata_data_xfer(ap, qc->cdb, qc->dev->cdb_len, 1);
3699
3700 /* PIO commands are handled by polling */
3701 ap->hsm_task_state = HSM_ST;
3702 ata_port_queue_task(ap, ata_pio_task, ap, 0);
3703 }
3704
3705 return;
3706
3707err_out:
3708 ata_poll_qc_complete(qc);
3709}
3710
1da177e4
LT		 3711/**
3712 * ata_qc_timeout - Handle timeout of queued command
3713 * @qc: Command that timed out
3714 *
3715 * Some part of the kernel (currently, only the SCSI layer)
3716 * has noticed that the active command on port @ap has not
3717 * completed after a specified length of time. Handle this
3718 * condition by disabling DMA (if necessary) and completing
3719 * transactions, with error if necessary.
3720 *
3721 * This also handles the case of the "lost interrupt", where
3722 * for some reason (possibly hardware bug, possibly driver bug)
3723 * an interrupt was not delivered to the driver, even though the
3724 * transaction completed successfully.
3725 *
3726 * LOCKING:
0cba632b 3727 * Inherited from SCSI layer (none, can sleep)
1da177e4
LT		 3728 */
3729
3730static void ata_qc_timeout(struct ata_queued_cmd *qc)
3731{
3732 struct ata_port *ap = qc->ap;
b8f6153e 3733 struct ata_host_set *host_set = ap->host_set;
1da177e4 3734 u8 host_stat = 0, drv_stat;
b8f6153e 3735 unsigned long flags;
1da177e4
LT		 3736
3737 DPRINTK("ENTER\n");
3738
c18d06f8
TH		 3739 ap->hsm_task_state = HSM_ST_IDLE;
3740
b8f6153e
JG		 3741 spin_lock_irqsave(&host_set->lock, flags);
3742
1da177e4
LT		 3743 switch (qc->tf.protocol) {
3744
3745 case ATA_PROT_DMA:
3746 case ATA_PROT_ATAPI_DMA:
3747 host_stat = ap->ops->bmdma_status(ap);
3748
3749 /* before we do anything else, clear DMA-Start bit */
b73fc89f 3750 ap->ops->bmdma_stop(qc);
1da177e4
LT		 3751
3752 /* fall through */
3753
3754 default:
3755 ata_altstatus(ap);
3756 drv_stat = ata_chk_status(ap);
3757
3758 /* ack bmdma irq events */
3759 ap->ops->irq_clear(ap);
3760
3761 printk(KERN_ERR "ata%u: command 0x%x timeout, stat 0x%x host_stat 0x%x\n",
3762 ap->id, qc->tf.command, drv_stat, host_stat);
3763
3764 /* complete taskfile transaction */
a22e2eb0 3765 qc->err_mask |= ac_err_mask(drv_stat);
1da177e4
LT		 3766 break;
3767 }
b8f6153e
JG		 3768
3769 spin_unlock_irqrestore(&host_set->lock, flags);
3770
a72ec4ce
TH		 3771 ata_eh_qc_complete(qc);
3772
1da177e4
LT		 3773 DPRINTK("EXIT\n");
3774}
3775
3776/**
3777 * ata_eng_timeout - Handle timeout of queued command
3778 * @ap: Port on which timed-out command is active
3779 *
3780 * Some part of the kernel (currently, only the SCSI layer)
3781 * has noticed that the active command on port @ap has not
3782 * completed after a specified length of time. Handle this
3783 * condition by disabling DMA (if necessary) and completing
3784 * transactions, with error if necessary.
3785 *
3786 * This also handles the case of the "lost interrupt", where
3787 * for some reason (possibly hardware bug, possibly driver bug)
3788 * an interrupt was not delivered to the driver, even though the
3789 * transaction completed successfully.
3790 *
3791 * LOCKING:
3792 * Inherited from SCSI layer (none, can sleep)
3793 */
3794
3795void ata_eng_timeout(struct ata_port *ap)
3796{
1da177e4
LT		 3797 DPRINTK("ENTER\n");
3798
f6379020 3799 ata_qc_timeout(ata_qc_from_tag(ap, ap->active_tag));
1da177e4 3800
1da177e4
LT		 3801 DPRINTK("EXIT\n");
3802}
3803
3804/**
3805 * ata_qc_new - Request an available ATA command, for queueing
3806 * @ap: Port associated with device @dev
3807 * @dev: Device from whom we request an available command structure
3808 *
3809 * LOCKING:
0cba632b 3810 * None.
1da177e4
LT		 3811 */
3812
3813static struct ata_queued_cmd *ata_qc_new(struct ata_port *ap)
3814{
3815 struct ata_queued_cmd *qc = NULL;
3816 unsigned int i;
3817
3818 for (i = 0; i < ATA_MAX_QUEUE; i++)
3819 if (!test_and_set_bit(i, &ap->qactive)) {
3820 qc = ata_qc_from_tag(ap, i);
3821 break;
3822 }
3823
3824 if (qc)
3825 qc->tag = i;
3826
3827 return qc;
3828}
3829
3830/**
3831 * ata_qc_new_init - Request an available ATA command, and initialize it
3832 * @ap: Port associated with device @dev
3833 * @dev: Device from whom we request an available command structure
3834 *
3835 * LOCKING:
0cba632b 3836 * None.
1da177e4
LT		 3837 */
3838
3839struct ata_queued_cmd *ata_qc_new_init(struct ata_port *ap,
3840 struct ata_device *dev)
3841{
3842 struct ata_queued_cmd *qc;
3843
3844 qc = ata_qc_new(ap);
3845 if (qc) {
1da177e4
LT		 3846 qc->scsicmd = NULL;
3847 qc->ap = ap;
3848 qc->dev = dev;
1da177e4 3849
2c13b7ce 3850 ata_qc_reinit(qc);
1da177e4
LT		 3851 }
3852
3853 return qc;
3854}
3855
1da177e4
LT		 3856/**
3857 * ata_qc_free - free unused ata_queued_cmd
3858 * @qc: Command to complete
3859 *
3860 * Designed to free unused ata_queued_cmd object
3861 * in case something prevents using it.
3862 *
3863 * LOCKING:
0cba632b 3864 * spin_lock_irqsave(host_set lock)
1da177e4
LT		 3865 */
3866void ata_qc_free(struct ata_queued_cmd *qc)
3867{
4ba946e9
TH		 3868 struct ata_port *ap = qc->ap;
3869 unsigned int tag;
3870
a4631474 3871 WARN_ON(qc == NULL); /* ata_qc_from_tag _might_ return NULL */
1da177e4 3872
4ba946e9
TH		 3873 qc->flags = 0;
3874 tag = qc->tag;
3875 if (likely(ata_tag_valid(tag))) {
3876 if (tag == ap->active_tag)
3877 ap->active_tag = ATA_TAG_POISON;
3878 qc->tag = ATA_TAG_POISON;
3879 clear_bit(tag, &ap->qactive);
3880 }
1da177e4
LT		 3881}
3882
76014427 3883void __ata_qc_complete(struct ata_queued_cmd *qc)
1da177e4 3884{
a4631474
TH		 3885 WARN_ON(qc == NULL); /* ata_qc_from_tag _might_ return NULL */
3886 WARN_ON(!(qc->flags & ATA_QCFLAG_ACTIVE));
1da177e4
LT		 3887
3888 if (likely(qc->flags & ATA_QCFLAG_DMAMAP))
3889 ata_sg_clean(qc);
3890
3f3791d3
AL		 3891 /* atapi: mark qc as inactive to prevent the interrupt handler
3892 * from completing the command twice later, before the error handler
3893 * is called. (when rc != 0 and atapi request sense is needed)
3894 */
3895 qc->flags &= ~ATA_QCFLAG_ACTIVE;
3896
1da177e4 3897 /* call completion callback */
77853bf2 3898 qc->complete_fn(qc);
1da177e4
LT		 3899}
3900
3901static inline int ata_should_dma_map(struct ata_queued_cmd *qc)
3902{
3903 struct ata_port *ap = qc->ap;
3904
3905 switch (qc->tf.protocol) {
3906 case ATA_PROT_DMA:
3907 case ATA_PROT_ATAPI_DMA:
3908 return 1;
3909
3910 case ATA_PROT_ATAPI:
3911 case ATA_PROT_PIO:
1da177e4
LT		 3912 if (ap->flags & ATA_FLAG_PIO_DMA)
3913 return 1;
3914
3915 /* fall through */
3916
3917 default:
3918 return 0;
3919 }
3920
3921 /* never reached */
3922}
3923
3924/**
3925 * ata_qc_issue - issue taskfile to device
3926 * @qc: command to issue to device
3927 *
3928 * Prepare an ATA command to submission to device.
3929 * This includes mapping the data into a DMA-able
3930 * area, filling in the S/G table, and finally
3931 * writing the taskfile to hardware, starting the command.
3932 *
3933 * LOCKING:
3934 * spin_lock_irqsave(host_set lock)
3935 *
3936 * RETURNS:
9a3d9eb0 3937 * Zero on success, AC_ERR_* mask on failure
1da177e4
LT		 3938 */
3939
9a3d9eb0 3940unsigned int ata_qc_issue(struct ata_queued_cmd *qc)
1da177e4
LT		 3941{
3942 struct ata_port *ap = qc->ap;
3943
3944 if (ata_should_dma_map(qc)) {
3945 if (qc->flags & ATA_QCFLAG_SG) {
3946 if (ata_sg_setup(qc))
8e436af9 3947 goto sg_err;
1da177e4
LT		 3948 } else if (qc->flags & ATA_QCFLAG_SINGLE) {
3949 if (ata_sg_setup_one(qc))
8e436af9 3950 goto sg_err;
1da177e4
LT		 3951 }
3952 } else {
3953 qc->flags &= ~ATA_QCFLAG_DMAMAP;
3954 }
3955
3956 ap->ops->qc_prep(qc);
3957
3958 qc->ap->active_tag = qc->tag;
3959 qc->flags |= ATA_QCFLAG_ACTIVE;
3960
3961 return ap->ops->qc_issue(qc);
3962
8e436af9
TH		 3963sg_err:
3964 qc->flags &= ~ATA_QCFLAG_DMAMAP;
9a3d9eb0 3965 return AC_ERR_SYSTEM;
1da177e4
LT		 3966}
3967
0baab86b 3968
1da177e4
LT		 3969/**
3970 * ata_qc_issue_prot - issue taskfile to device in proto-dependent manner
3971 * @qc: command to issue to device
3972 *
3973 * Using various libata functions and hooks, this function
3974 * starts an ATA command. ATA commands are grouped into
3975 * classes called "protocols", and issuing each type of protocol
3976 * is slightly different.
3977 *
0baab86b
EF		 3978 * May be used as the qc_issue() entry in ata_port_operations.
3979 *
1da177e4
LT		 3980 * LOCKING:
3981 * spin_lock_irqsave(host_set lock)
3982 *
3983 * RETURNS:
9a3d9eb0 3984 * Zero on success, AC_ERR_* mask on failure
1da177e4
LT		 3985 */
3986
9a3d9eb0 3987unsigned int ata_qc_issue_prot(struct ata_queued_cmd *qc)
1da177e4
LT		 3988{
3989 struct ata_port *ap = qc->ap;
3990
3991 ata_dev_select(ap, qc->dev->devno, 1, 0);
3992
3993 switch (qc->tf.protocol) {
3994 case ATA_PROT_NODATA:
e5338254 3995 ata_tf_to_host(ap, &qc->tf);
1da177e4
LT		 3996 break;
3997
3998 case ATA_PROT_DMA:
3999 ap->ops->tf_load(ap, &qc->tf); /* load tf registers */
4000 ap->ops->bmdma_setup(qc); /* set up bmdma */
4001 ap->ops->bmdma_start(qc); /* initiate bmdma */
4002 break;
4003
4004 case ATA_PROT_PIO: /* load tf registers, initiate polling pio */
4005 ata_qc_set_polling(qc);
e5338254 4006 ata_tf_to_host(ap, &qc->tf);
14be71f4 4007 ap->hsm_task_state = HSM_ST;
8061f5f0 4008 ata_port_queue_task(ap, ata_pio_task, ap, 0);
1da177e4
LT		 4009 break;
4010
4011 case ATA_PROT_ATAPI:
4012 ata_qc_set_polling(qc);
e5338254 4013 ata_tf_to_host(ap, &qc->tf);
8061f5f0 4014 ata_port_queue_task(ap, atapi_packet_task, ap, 0);
1da177e4
LT		 4015 break;
4016
4017 case ATA_PROT_ATAPI_NODATA:
c1389503 4018 ap->flags |= ATA_FLAG_NOINTR;
e5338254 4019 ata_tf_to_host(ap, &qc->tf);
8061f5f0 4020 ata_port_queue_task(ap, atapi_packet_task, ap, 0);
1da177e4
LT		 4021 break;
4022
4023 case ATA_PROT_ATAPI_DMA:
c1389503 4024 ap->flags |= ATA_FLAG_NOINTR;
1da177e4
LT		 4025 ap->ops->tf_load(ap, &qc->tf); /* load tf registers */
4026 ap->ops->bmdma_setup(qc); /* set up bmdma */
8061f5f0 4027 ata_port_queue_task(ap, atapi_packet_task, ap, 0);
1da177e4
LT		 4028 break;
4029
4030 default:
4031 WARN_ON(1);
9a3d9eb0 4032 return AC_ERR_SYSTEM;
1da177e4
LT		 4033 }
4034
4035 return 0;
4036}
4037
4038/**
0baab86b 4039 * ata_bmdma_setup_mmio - Set up PCI IDE BMDMA transaction
1da177e4
LT		 4040 * @qc: Info associated with this ATA transaction.
4041 *
4042 * LOCKING:
4043 * spin_lock_irqsave(host_set lock)
4044 */
4045
4046static void ata_bmdma_setup_mmio (struct ata_queued_cmd *qc)
4047{
4048 struct ata_port *ap = qc->ap;
4049 unsigned int rw = (qc->tf.flags & ATA_TFLAG_WRITE);
4050 u8 dmactl;
4051 void __iomem *mmio = (void __iomem *) ap->ioaddr.bmdma_addr;
4052
4053 /* load PRD table addr. */
4054 mb(); /* make sure PRD table writes are visible to controller */
4055 writel(ap->prd_dma, mmio + ATA_DMA_TABLE_OFS);
4056
4057 /* specify data direction, triple-check start bit is clear */
4058 dmactl = readb(mmio + ATA_DMA_CMD);
4059 dmactl &= ~(ATA_DMA_WR | ATA_DMA_START);
4060 if (!rw)
4061 dmactl |= ATA_DMA_WR;
4062 writeb(dmactl, mmio + ATA_DMA_CMD);
4063
4064 /* issue r/w command */
4065 ap->ops->exec_command(ap, &qc->tf);
4066}
4067
4068/**
b73fc89f 4069 * ata_bmdma_start_mmio - Start a PCI IDE BMDMA transaction
1da177e4
LT		 4070 * @qc: Info associated with this ATA transaction.
4071 *
4072 * LOCKING:
4073 * spin_lock_irqsave(host_set lock)
4074 */
4075
4076static void ata_bmdma_start_mmio (struct ata_queued_cmd *qc)
4077{
4078 struct ata_port *ap = qc->ap;
4079 void __iomem *mmio = (void __iomem *) ap->ioaddr.bmdma_addr;
4080 u8 dmactl;
4081
4082 /* start host DMA transaction */
4083 dmactl = readb(mmio + ATA_DMA_CMD);
4084 writeb(dmactl | ATA_DMA_START, mmio + ATA_DMA_CMD);
4085
4086 /* Strictly, one may wish to issue a readb() here, to
4087 * flush the mmio write. However, control also passes
4088 * to the hardware at this point, and it will interrupt
4089 * us when we are to resume control. So, in effect,
4090 * we don't care when the mmio write flushes.
4091 * Further, a read of the DMA status register _immediately_
4092 * following the write may not be what certain flaky hardware
4093 * is expected, so I think it is best to not add a readb()
4094 * without first all the MMIO ATA cards/mobos.
4095 * Or maybe I'm just being paranoid.
4096 */
4097}
4098
4099/**
4100 * ata_bmdma_setup_pio - Set up PCI IDE BMDMA transaction (PIO)
4101 * @qc: Info associated with this ATA transaction.
4102 *
4103 * LOCKING:
4104 * spin_lock_irqsave(host_set lock)
4105 */
4106
4107static void ata_bmdma_setup_pio (struct ata_queued_cmd *qc)
4108{
4109 struct ata_port *ap = qc->ap;
4110 unsigned int rw = (qc->tf.flags & ATA_TFLAG_WRITE);
4111 u8 dmactl;
4112
4113 /* load PRD table addr. */
4114 outl(ap->prd_dma, ap->ioaddr.bmdma_addr + ATA_DMA_TABLE_OFS);
4115
4116 /* specify data direction, triple-check start bit is clear */
4117 dmactl = inb(ap->ioaddr.bmdma_addr + ATA_DMA_CMD);
4118 dmactl &= ~(ATA_DMA_WR | ATA_DMA_START);
4119 if (!rw)
4120 dmactl |= ATA_DMA_WR;
4121 outb(dmactl, ap->ioaddr.bmdma_addr + ATA_DMA_CMD);
4122
4123 /* issue r/w command */
4124 ap->ops->exec_command(ap, &qc->tf);
4125}
4126
4127/**
4128 * ata_bmdma_start_pio - Start a PCI IDE BMDMA transaction (PIO)
4129 * @qc: Info associated with this ATA transaction.
4130 *
4131 * LOCKING:
4132 * spin_lock_irqsave(host_set lock)
4133 */
4134
4135static void ata_bmdma_start_pio (struct ata_queued_cmd *qc)
4136{
4137 struct ata_port *ap = qc->ap;
4138 u8 dmactl;
4139
4140 /* start host DMA transaction */
4141 dmactl = inb(ap->ioaddr.bmdma_addr + ATA_DMA_CMD);
4142 outb(dmactl | ATA_DMA_START,
4143 ap->ioaddr.bmdma_addr + ATA_DMA_CMD);
4144}
4145
0baab86b
EF		 4146
4147/**
4148 * ata_bmdma_start - Start a PCI IDE BMDMA transaction
4149 * @qc: Info associated with this ATA transaction.
4150 *
4151 * Writes the ATA_DMA_START flag to the DMA command register.
4152 *
4153 * May be used as the bmdma_start() entry in ata_port_operations.
4154 *
4155 * LOCKING:
4156 * spin_lock_irqsave(host_set lock)
4157 */
1da177e4
LT		 4158void ata_bmdma_start(struct ata_queued_cmd *qc)
4159{
4160 if (qc->ap->flags & ATA_FLAG_MMIO)
4161 ata_bmdma_start_mmio(qc);
4162 else
4163 ata_bmdma_start_pio(qc);
4164}
4165
0baab86b
EF		 4166
4167/**
4168 * ata_bmdma_setup - Set up PCI IDE BMDMA transaction
4169 * @qc: Info associated with this ATA transaction.
4170 *
4171 * Writes address of PRD table to device's PRD Table Address
4172 * register, sets the DMA control register, and calls
4173 * ops->exec_command() to start the transfer.
4174 *
4175 * May be used as the bmdma_setup() entry in ata_port_operations.
4176 *
4177 * LOCKING:
4178 * spin_lock_irqsave(host_set lock)
4179 */
1da177e4
LT		 4180void ata_bmdma_setup(struct ata_queued_cmd *qc)
4181{
4182 if (qc->ap->flags & ATA_FLAG_MMIO)
4183 ata_bmdma_setup_mmio(qc);
4184 else
4185 ata_bmdma_setup_pio(qc);
4186}
4187
0baab86b
EF		 4188
4189/**
4190 * ata_bmdma_irq_clear - Clear PCI IDE BMDMA interrupt.
decc6d0b 4191 * @ap: Port associated with this ATA transaction.
0baab86b
EF		 4192 *
4193 * Clear interrupt and error flags in DMA status register.
4194 *
4195 * May be used as the irq_clear() entry in ata_port_operations.
4196 *
4197 * LOCKING:
4198 * spin_lock_irqsave(host_set lock)
4199 */
4200
1da177e4
LT		 4201void ata_bmdma_irq_clear(struct ata_port *ap)
4202{
4203 if (ap->flags & ATA_FLAG_MMIO) {
4204 void __iomem *mmio = ((void __iomem *) ap->ioaddr.bmdma_addr) + ATA_DMA_STATUS;
4205 writeb(readb(mmio), mmio);
4206 } else {
4207 unsigned long addr = ap->ioaddr.bmdma_addr + ATA_DMA_STATUS;
4208 outb(inb(addr), addr);
4209 }
4210
4211}
4212
0baab86b
EF		 4213
4214/**
4215 * ata_bmdma_status - Read PCI IDE BMDMA status
decc6d0b 4216 * @ap: Port associated with this ATA transaction.
0baab86b
EF		 4217 *
4218 * Read and return BMDMA status register.
4219 *
4220 * May be used as the bmdma_status() entry in ata_port_operations.
4221 *
4222 * LOCKING:
4223 * spin_lock_irqsave(host_set lock)
4224 */
4225
1da177e4
LT		 4226u8 ata_bmdma_status(struct ata_port *ap)
4227{
4228 u8 host_stat;
4229 if (ap->flags & ATA_FLAG_MMIO) {
4230 void __iomem *mmio = (void __iomem *) ap->ioaddr.bmdma_addr;
4231 host_stat = readb(mmio + ATA_DMA_STATUS);
4232 } else
ee500aab 4233 host_stat = inb(ap->ioaddr.bmdma_addr + ATA_DMA_STATUS);
1da177e4
LT		 4234 return host_stat;
4235}
4236
0baab86b
EF		 4237
4238/**
4239 * ata_bmdma_stop - Stop PCI IDE BMDMA transfer
b73fc89f 4240 * @qc: Command we are ending DMA for
0baab86b
EF		 4241 *
4242 * Clears the ATA_DMA_START flag in the dma control register
4243 *
4244 * May be used as the bmdma_stop() entry in ata_port_operations.
4245 *
4246 * LOCKING:
4247 * spin_lock_irqsave(host_set lock)
4248 */
4249
b73fc89f 4250void ata_bmdma_stop(struct ata_queued_cmd *qc)
1da177e4 4251{
b73fc89f 4252 struct ata_port *ap = qc->ap;
1da177e4
LT		 4253 if (ap->flags & ATA_FLAG_MMIO) {
4254 void __iomem *mmio = (void __iomem *) ap->ioaddr.bmdma_addr;
4255
4256 /* clear start/stop bit */
4257 writeb(readb(mmio + ATA_DMA_CMD) & ~ATA_DMA_START,
4258 mmio + ATA_DMA_CMD);
4259 } else {
4260 /* clear start/stop bit */
4261 outb(inb(ap->ioaddr.bmdma_addr + ATA_DMA_CMD) & ~ATA_DMA_START,
4262 ap->ioaddr.bmdma_addr + ATA_DMA_CMD);
4263 }
4264
4265 /* one-PIO-cycle guaranteed wait, per spec, for HDMA1:0 transition */
4266 ata_altstatus(ap); /* dummy read */
4267}
4268
4269/**
4270 * ata_host_intr - Handle host interrupt for given (port, task)
4271 * @ap: Port on which interrupt arrived (possibly...)
4272 * @qc: Taskfile currently active in engine
4273 *
4274 * Handle host interrupt for given queued command. Currently,
4275 * only DMA interrupts are handled. All other commands are
4276 * handled via polling with interrupts disabled (nIEN bit).
4277 *
4278 * LOCKING:
4279 * spin_lock_irqsave(host_set lock)
4280 *
4281 * RETURNS:
4282 * One if interrupt was handled, zero if not (shared irq).
4283 */
4284
4285inline unsigned int ata_host_intr (struct ata_port *ap,
4286 struct ata_queued_cmd *qc)
4287{
4288 u8 status, host_stat;
4289
4290 switch (qc->tf.protocol) {
4291
4292 case ATA_PROT_DMA:
4293 case ATA_PROT_ATAPI_DMA:
4294 case ATA_PROT_ATAPI:
4295 /* check status of DMA engine */
4296 host_stat = ap->ops->bmdma_status(ap);
4297 VPRINTK("ata%u: host_stat 0x%X\n", ap->id, host_stat);
4298
4299 /* if it's not our irq... */
4300 if (!(host_stat & ATA_DMA_INTR))
4301 goto idle_irq;
4302
4303 /* before we do anything else, clear DMA-Start bit */
b73fc89f 4304 ap->ops->bmdma_stop(qc);
1da177e4
LT		 4305
4306 /* fall through */
4307
4308 case ATA_PROT_ATAPI_NODATA:
4309 case ATA_PROT_NODATA:
4310 /* check altstatus */
4311 status = ata_altstatus(ap);
4312 if (status & ATA_BUSY)
4313 goto idle_irq;
4314
4315 /* check main status, clearing INTRQ */
4316 status = ata_chk_status(ap);
4317 if (unlikely(status & ATA_BUSY))
4318 goto idle_irq;
4319 DPRINTK("ata%u: protocol %d (dev_stat 0x%X)\n",
4320 ap->id, qc->tf.protocol, status);
4321
4322 /* ack bmdma irq events */
4323 ap->ops->irq_clear(ap);
4324
4325 /* complete taskfile transaction */
a22e2eb0
AL		 4326 qc->err_mask |= ac_err_mask(status);
4327 ata_qc_complete(qc);
1da177e4
LT		 4328 break;
4329
4330 default:
4331 goto idle_irq;
4332 }
4333
4334 return 1; /* irq handled */
4335
4336idle_irq:
4337 ap->stats.idle_irq++;
4338
4339#ifdef ATA_IRQ_TRAP
4340 if ((ap->stats.idle_irq % 1000) == 0) {
4341 handled = 1;
4342 ata_irq_ack(ap, 0); /* debug trap */
4343 printk(KERN_WARNING "ata%d: irq trap\n", ap->id);
4344 }
4345#endif
4346 return 0; /* irq not handled */
4347}
4348
4349/**
4350 * ata_interrupt - Default ATA host interrupt handler
0cba632b
JG		 4351 * @irq: irq line (unused)
4352 * @dev_instance: pointer to our ata_host_set information structure
1da177e4
LT		 4353 * @regs: unused
4354 *
0cba632b
JG		 4355 * Default interrupt handler for PCI IDE devices. Calls
4356 * ata_host_intr() for each port that is not disabled.
4357 *
1da177e4 4358 * LOCKING:
0cba632b 4359 * Obtains host_set lock during operation.
1da177e4
LT		 4360 *
4361 * RETURNS:
0cba632b 4362 * IRQ_NONE or IRQ_HANDLED.
1da177e4
LT		 4363 */
4364
4365irqreturn_t ata_interrupt (int irq, void *dev_instance, struct pt_regs *regs)
4366{
4367 struct ata_host_set *host_set = dev_instance;
4368 unsigned int i;
4369 unsigned int handled = 0;
4370 unsigned long flags;
4371
4372 /* TODO: make _irqsave conditional on x86 PCI IDE legacy mode */
4373 spin_lock_irqsave(&host_set->lock, flags);
4374
4375 for (i = 0; i < host_set->n_ports; i++) {
4376 struct ata_port *ap;
4377
4378 ap = host_set->ports[i];
c1389503
TH		 4379 if (ap &&
4380 !(ap->flags & (ATA_FLAG_PORT_DISABLED | ATA_FLAG_NOINTR))) {
1da177e4
LT		 4381 struct ata_queued_cmd *qc;
4382
4383 qc = ata_qc_from_tag(ap, ap->active_tag);
21b1ed74
AL		 4384 if (qc && (!(qc->tf.ctl & ATA_NIEN)) &&
4385 (qc->flags & ATA_QCFLAG_ACTIVE))
1da177e4
LT		 4386 handled |= ata_host_intr(ap, qc);
4387 }
4388 }
4389
4390 spin_unlock_irqrestore(&host_set->lock, flags);
4391
4392 return IRQ_RETVAL(handled);
4393}
4394
0baab86b 4395
9b847548
JA		 4396/*
4397 * Execute a 'simple' command, that only consists of the opcode 'cmd' itself,
4398 * without filling any other registers
4399 */
4400static int ata_do_simple_cmd(struct ata_port *ap, struct ata_device *dev,
4401 u8 cmd)
4402{
4403 struct ata_taskfile tf;
4404 int err;
4405
4406 ata_tf_init(ap, &tf, dev->devno);
4407
4408 tf.command = cmd;
4409 tf.flags |= ATA_TFLAG_DEVICE;
4410 tf.protocol = ATA_PROT_NODATA;
4411
4412 err = ata_exec_internal(ap, dev, &tf, DMA_NONE, NULL, 0);
4413 if (err)
4414 printk(KERN_ERR "%s: ata command failed: %d\n",
4415 __FUNCTION__, err);
4416
4417 return err;
4418}
4419
4420static int ata_flush_cache(struct ata_port *ap, struct ata_device *dev)
4421{
4422 u8 cmd;
4423
4424 if (!ata_try_flush_cache(dev))
4425 return 0;
4426
4427 if (ata_id_has_flush_ext(dev->id))
4428 cmd = ATA_CMD_FLUSH_EXT;
4429 else
4430 cmd = ATA_CMD_FLUSH;
4431
4432 return ata_do_simple_cmd(ap, dev, cmd);
4433}
4434
4435static int ata_standby_drive(struct ata_port *ap, struct ata_device *dev)
4436{
4437 return ata_do_simple_cmd(ap, dev, ATA_CMD_STANDBYNOW1);
4438}
4439
4440static int ata_start_drive(struct ata_port *ap, struct ata_device *dev)
4441{
4442 return ata_do_simple_cmd(ap, dev, ATA_CMD_IDLEIMMEDIATE);
4443}
4444
4445/**
4446 * ata_device_resume - wakeup a previously suspended devices
c893a3ae
RD		 4447 * @ap: port the device is connected to
4448 * @dev: the device to resume
9b847548
JA		 4449 *
4450 * Kick the drive back into action, by sending it an idle immediate
4451 * command and making sure its transfer mode matches between drive
4452 * and host.
4453 *
4454 */
4455int ata_device_resume(struct ata_port *ap, struct ata_device *dev)
4456{
4457 if (ap->flags & ATA_FLAG_SUSPENDED) {
4458 ap->flags &= ~ATA_FLAG_SUSPENDED;
4459 ata_set_mode(ap);
4460 }
4461 if (!ata_dev_present(dev))
4462 return 0;
4463 if (dev->class == ATA_DEV_ATA)
4464 ata_start_drive(ap, dev);
4465
4466 return 0;
4467}
4468
4469/**
4470 * ata_device_suspend - prepare a device for suspend
c893a3ae
RD		 4471 * @ap: port the device is connected to
4472 * @dev: the device to suspend
9b847548
JA		 4473 *
4474 * Flush the cache on the drive, if appropriate, then issue a
4475 * standbynow command.
9b847548
JA		 4476 */
4477int ata_device_suspend(struct ata_port *ap, struct ata_device *dev)
4478{
4479 if (!ata_dev_present(dev))
4480 return 0;
4481 if (dev->class == ATA_DEV_ATA)
4482 ata_flush_cache(ap, dev);
4483
4484 ata_standby_drive(ap, dev);
4485 ap->flags |= ATA_FLAG_SUSPENDED;
4486 return 0;
4487}
4488
c893a3ae
RD		 4489/**
4490 * ata_port_start - Set port up for dma.
4491 * @ap: Port to initialize
4492 *
4493 * Called just after data structures for each port are
4494 * initialized. Allocates space for PRD table.
4495 *
4496 * May be used as the port_start() entry in ata_port_operations.
4497 *
4498 * LOCKING:
4499 * Inherited from caller.
4500 */
4501
1da177e4
LT		 4502int ata_port_start (struct ata_port *ap)
4503{
4504 struct device *dev = ap->host_set->dev;
6037d6bb 4505 int rc;
1da177e4
LT		 4506
4507 ap->prd = dma_alloc_coherent(dev, ATA_PRD_TBL_SZ, &ap->prd_dma, GFP_KERNEL);
4508 if (!ap->prd)
4509 return -ENOMEM;
4510
6037d6bb
JG		 4511 rc = ata_pad_alloc(ap, dev);
4512 if (rc) {
cedc9a47 4513 dma_free_coherent(dev, ATA_PRD_TBL_SZ, ap->prd, ap->prd_dma);
6037d6bb 4514 return rc;
cedc9a47
JG		 4515 }
4516
1da177e4
LT		 4517 DPRINTK("prd alloc, virt %p, dma %llx\n", ap->prd, (unsigned long long) ap->prd_dma);
4518
4519 return 0;
4520}
4521
0baab86b
EF		 4522
4523/**
4524 * ata_port_stop - Undo ata_port_start()
4525 * @ap: Port to shut down
4526 *
4527 * Frees the PRD table.
4528 *
4529 * May be used as the port_stop() entry in ata_port_operations.
4530 *
4531 * LOCKING:
6f0ef4fa 4532 * Inherited from caller.
0baab86b
EF		 4533 */
4534
1da177e4
LT		 4535void ata_port_stop (struct ata_port *ap)
4536{
4537 struct device *dev = ap->host_set->dev;
4538
4539 dma_free_coherent(dev, ATA_PRD_TBL_SZ, ap->prd, ap->prd_dma);
6037d6bb 4540 ata_pad_free(ap, dev);
1da177e4
LT		 4541}
4542
aa8f0dc6
JG		 4543void ata_host_stop (struct ata_host_set *host_set)
4544{
4545 if (host_set->mmio_base)
4546 iounmap(host_set->mmio_base);
4547}
4548
4549
1da177e4
LT		 4550/**
4551 * ata_host_remove - Unregister SCSI host structure with upper layers
4552 * @ap: Port to unregister
4553 * @do_unregister: 1 if we fully unregister, 0 to just stop the port
4554 *
4555 * LOCKING:
6f0ef4fa 4556 * Inherited from caller.
1da177e4
LT		 4557 */
4558
4559static void ata_host_remove(struct ata_port *ap, unsigned int do_unregister)
4560{
4561 struct Scsi_Host *sh = ap->host;
4562
4563 DPRINTK("ENTER\n");
4564
4565 if (do_unregister)
4566 scsi_remove_host(sh);
4567
4568 ap->ops->port_stop(ap);
4569}
4570
4571/**
4572 * ata_host_init - Initialize an ata_port structure
4573 * @ap: Structure to initialize
4574 * @host: associated SCSI mid-layer structure
4575 * @host_set: Collection of hosts to which @ap belongs
4576 * @ent: Probe information provided by low-level driver
4577 * @port_no: Port number associated with this ata_port
4578 *
0cba632b
JG		 4579 * Initialize a new ata_port structure, and its associated
4580 * scsi_host.
4581 *
1da177e4 4582 * LOCKING:
0cba632b 4583 * Inherited from caller.
1da177e4
LT		 4584 */
4585
4586static void ata_host_init(struct ata_port *ap, struct Scsi_Host *host,
4587 struct ata_host_set *host_set,
057ace5e 4588 const struct ata_probe_ent *ent, unsigned int port_no)
1da177e4
LT		 4589{
4590 unsigned int i;
4591
4592 host->max_id = 16;
4593 host->max_lun = 1;
4594 host->max_channel = 1;
4595 host->unique_id = ata_unique_id++;
4596 host->max_cmd_len = 12;
12413197 4597
1da177e4
LT		 4598 ap->flags = ATA_FLAG_PORT_DISABLED;
4599 ap->id = host->unique_id;
4600 ap->host = host;
4601 ap->ctl = ATA_DEVCTL_OBS;
4602 ap->host_set = host_set;
4603 ap->port_no = port_no;
4604 ap->hard_port_no =
4605 ent->legacy_mode ? ent->hard_port_no : port_no;
4606 ap->pio_mask = ent->pio_mask;
4607 ap->mwdma_mask = ent->mwdma_mask;
4608 ap->udma_mask = ent->udma_mask;
4609 ap->flags |= ent->host_flags;
4610 ap->ops = ent->port_ops;
4611 ap->cbl = ATA_CBL_NONE;
4612 ap->active_tag = ATA_TAG_POISON;
4613 ap->last_ctl = 0xFF;
4614
86e45b6b 4615 INIT_WORK(&ap->port_task, NULL, NULL);
a72ec4ce 4616 INIT_LIST_HEAD(&ap->eh_done_q);
1da177e4
LT		 4617
4618 for (i = 0; i < ATA_MAX_DEVICES; i++)
4619 ap->device[i].devno = i;
4620
4621#ifdef ATA_IRQ_TRAP
4622 ap->stats.unhandled_irq = 1;
4623 ap->stats.idle_irq = 1;
4624#endif
4625
4626 memcpy(&ap->ioaddr, &ent->port[port_no], sizeof(struct ata_ioports));
4627}
4628
4629/**
4630 * ata_host_add - Attach low-level ATA driver to system
4631 * @ent: Information provided by low-level driver
4632 * @host_set: Collections of ports to which we add
4633 * @port_no: Port number associated with this host
4634 *
0cba632b
JG		 4635 * Attach low-level ATA driver to system.
4636 *
1da177e4 4637 * LOCKING:
0cba632b 4638 * PCI/etc. bus probe sem.
1da177e4
LT		 4639 *
4640 * RETURNS:
0cba632b 4641 * New ata_port on success, for NULL on error.
1da177e4
LT		 4642 */
4643
057ace5e 4644static struct ata_port * ata_host_add(const struct ata_probe_ent *ent,
1da177e4
LT		 4645 struct ata_host_set *host_set,
4646 unsigned int port_no)
4647{
4648 struct Scsi_Host *host;
4649 struct ata_port *ap;
4650 int rc;
4651
4652 DPRINTK("ENTER\n");
4653 host = scsi_host_alloc(ent->sht, sizeof(struct ata_port));
4654 if (!host)
4655 return NULL;
4656
4657 ap = (struct ata_port *) &host->hostdata[0];
4658
4659 ata_host_init(ap, host, host_set, ent, port_no);
4660
4661 rc = ap->ops->port_start(ap);
4662 if (rc)
4663 goto err_out;
4664
4665 return ap;
4666
4667err_out:
4668 scsi_host_put(host);
4669 return NULL;
4670}
4671
4672/**
0cba632b
JG		 4673 * ata_device_add - Register hardware device with ATA and SCSI layers
4674 * @ent: Probe information describing hardware device to be registered
4675 *
4676 * This function processes the information provided in the probe
4677 * information struct @ent, allocates the necessary ATA and SCSI
4678 * host information structures, initializes them, and registers
4679 * everything with requisite kernel subsystems.
4680 *
4681 * This function requests irqs, probes the ATA bus, and probes
4682 * the SCSI bus.
1da177e4
LT		 4683 *
4684 * LOCKING:
0cba632b 4685 * PCI/etc. bus probe sem.
1da177e4
LT		 4686 *
4687 * RETURNS:
0cba632b 4688 * Number of ports registered. Zero on error (no ports registered).
1da177e4
LT		 4689 */
4690
057ace5e 4691int ata_device_add(const struct ata_probe_ent *ent)
1da177e4
LT		 4692{
4693 unsigned int count = 0, i;
4694 struct device *dev = ent->dev;
4695 struct ata_host_set *host_set;
4696
4697 DPRINTK("ENTER\n");
4698 /* alloc a container for our list of ATA ports (buses) */
57f3bda8 4699 host_set = kzalloc(sizeof(struct ata_host_set) +
1da177e4
LT		 4700 (ent->n_ports * sizeof(void *)), GFP_KERNEL);
4701 if (!host_set)
4702 return 0;
1da177e4
LT		 4703 spin_lock_init(&host_set->lock);
4704
4705 host_set->dev = dev;
4706 host_set->n_ports = ent->n_ports;
4707 host_set->irq = ent->irq;
4708 host_set->mmio_base = ent->mmio_base;
4709 host_set->private_data = ent->private_data;
4710 host_set->ops = ent->port_ops;
4711
4712 /* register each port bound to this device */
4713 for (i = 0; i < ent->n_ports; i++) {
4714 struct ata_port *ap;
4715 unsigned long xfer_mode_mask;
4716
4717 ap = ata_host_add(ent, host_set, i);
4718 if (!ap)
4719 goto err_out;
4720
4721 host_set->ports[i] = ap;
4722 xfer_mode_mask =(ap->udma_mask << ATA_SHIFT_UDMA) |
4723 (ap->mwdma_mask << ATA_SHIFT_MWDMA) |
4724 (ap->pio_mask << ATA_SHIFT_PIO);
4725
4726 /* print per-port info to dmesg */
4727 printk(KERN_INFO "ata%u: %cATA max %s cmd 0x%lX ctl 0x%lX "
4728 "bmdma 0x%lX irq %lu\n",
4729 ap->id,
4730 ap->flags & ATA_FLAG_SATA ? 'S' : 'P',
4731 ata_mode_string(xfer_mode_mask),
4732 ap->ioaddr.cmd_addr,
4733 ap->ioaddr.ctl_addr,
4734 ap->ioaddr.bmdma_addr,
4735 ent->irq);
4736
4737 ata_chk_status(ap);
4738 host_set->ops->irq_clear(ap);
4739 count++;
4740 }
4741
57f3bda8
RD		 4742 if (!count)
4743 goto err_free_ret;
1da177e4
LT		 4744
4745 /* obtain irq, that is shared between channels */
4746 if (request_irq(ent->irq, ent->port_ops->irq_handler, ent->irq_flags,
4747 DRV_NAME, host_set))
4748 goto err_out;
4749
4750 /* perform each probe synchronously */
4751 DPRINTK("probe begin\n");
4752 for (i = 0; i < count; i++) {
4753 struct ata_port *ap;
4754 int rc;
4755
4756 ap = host_set->ports[i];
4757
c893a3ae 4758 DPRINTK("ata%u: bus probe begin\n", ap->id);
1da177e4 4759 rc = ata_bus_probe(ap);
c893a3ae 4760 DPRINTK("ata%u: bus probe end\n", ap->id);
1da177e4
LT		 4761
4762 if (rc) {
4763 /* FIXME: do something useful here?
4764 * Current libata behavior will
4765 * tear down everything when
4766 * the module is removed
4767 * or the h/w is unplugged.
4768 */
4769 }
4770
4771 rc = scsi_add_host(ap->host, dev);
4772 if (rc) {
4773 printk(KERN_ERR "ata%u: scsi_add_host failed\n",
4774 ap->id);
4775 /* FIXME: do something useful here */
4776 /* FIXME: handle unconditional calls to
4777 * scsi_scan_host and ata_host_remove, below,
4778 * at the very least
4779 */
4780 }
4781 }
4782
4783 /* probes are done, now scan each port's disk(s) */
c893a3ae 4784 DPRINTK("host probe begin\n");
1da177e4
LT		 4785 for (i = 0; i < count; i++) {
4786 struct ata_port *ap = host_set->ports[i];
4787
644dd0cc 4788 ata_scsi_scan_host(ap);
1da177e4
LT		 4789 }
4790
4791 dev_set_drvdata(dev, host_set);
4792
4793 VPRINTK("EXIT, returning %u\n", ent->n_ports);
4794 return ent->n_ports; /* success */
4795
4796err_out:
4797 for (i = 0; i < count; i++) {
4798 ata_host_remove(host_set->ports[i], 1);
4799 scsi_host_put(host_set->ports[i]->host);
4800 }
57f3bda8 4801err_free_ret:
1da177e4
LT		 4802 kfree(host_set);
4803 VPRINTK("EXIT, returning 0\n");
4804 return 0;
4805}
4806
17b14451
AC		 4807/**
4808 * ata_host_set_remove - PCI layer callback for device removal
4809 * @host_set: ATA host set that was removed
4810 *
4811 * Unregister all objects associated with this host set. Free those
4812 * objects.
4813 *
4814 * LOCKING:
4815 * Inherited from calling layer (may sleep).
4816 */
4817
17b14451
AC		 4818void ata_host_set_remove(struct ata_host_set *host_set)
4819{
4820 struct ata_port *ap;
4821 unsigned int i;
4822
4823 for (i = 0; i < host_set->n_ports; i++) {
4824 ap = host_set->ports[i];
4825 scsi_remove_host(ap->host);
4826 }
4827
4828 free_irq(host_set->irq, host_set);
4829
4830 for (i = 0; i < host_set->n_ports; i++) {
4831 ap = host_set->ports[i];
4832
4833 ata_scsi_release(ap->host);
4834
4835 if ((ap->flags & ATA_FLAG_NO_LEGACY) == 0) {
4836 struct ata_ioports *ioaddr = &ap->ioaddr;
4837
4838 if (ioaddr->cmd_addr == 0x1f0)
4839 release_region(0x1f0, 8);
4840 else if (ioaddr->cmd_addr == 0x170)
4841 release_region(0x170, 8);
4842 }
4843
4844 scsi_host_put(ap->host);
4845 }
4846
4847 if (host_set->ops->host_stop)
4848 host_set->ops->host_stop(host_set);
4849
4850 kfree(host_set);
4851}
4852
1da177e4
LT		 4853/**
4854 * ata_scsi_release - SCSI layer callback hook for host unload
4855 * @host: libata host to be unloaded
4856 *
4857 * Performs all duties necessary to shut down a libata port...
4858 * Kill port kthread, disable port, and release resources.
4859 *
4860 * LOCKING:
4861 * Inherited from SCSI layer.
4862 *
4863 * RETURNS:
4864 * One.
4865 */
4866
4867int ata_scsi_release(struct Scsi_Host *host)
4868{
4869 struct ata_port *ap = (struct ata_port *) &host->hostdata[0];
d9572b1d 4870 int i;
1da177e4
LT		 4871
4872 DPRINTK("ENTER\n");
4873
4874 ap->ops->port_disable(ap);
4875 ata_host_remove(ap, 0);
d9572b1d
TH		 4876 for (i = 0; i < ATA_MAX_DEVICES; i++)
4877 kfree(ap->device[i].id);
1da177e4
LT		 4878
4879 DPRINTK("EXIT\n");
4880 return 1;
4881}
4882
4883/**
4884 * ata_std_ports - initialize ioaddr with standard port offsets.
4885 * @ioaddr: IO address structure to be initialized
0baab86b
EF		 4886 *
4887 * Utility function which initializes data_addr, error_addr,
4888 * feature_addr, nsect_addr, lbal_addr, lbam_addr, lbah_addr,
4889 * device_addr, status_addr, and command_addr to standard offsets
4890 * relative to cmd_addr.
4891 *
4892 * Does not set ctl_addr, altstatus_addr, bmdma_addr, or scr_addr.
1da177e4 4893 */
0baab86b 4894
1da177e4
LT		 4895void ata_std_ports(struct ata_ioports *ioaddr)
4896{
4897 ioaddr->data_addr = ioaddr->cmd_addr + ATA_REG_DATA;
4898 ioaddr->error_addr = ioaddr->cmd_addr + ATA_REG_ERR;
4899 ioaddr->feature_addr = ioaddr->cmd_addr + ATA_REG_FEATURE;
4900 ioaddr->nsect_addr = ioaddr->cmd_addr + ATA_REG_NSECT;
4901 ioaddr->lbal_addr = ioaddr->cmd_addr + ATA_REG_LBAL;
4902 ioaddr->lbam_addr = ioaddr->cmd_addr + ATA_REG_LBAM;
4903 ioaddr->lbah_addr = ioaddr->cmd_addr + ATA_REG_LBAH;
4904 ioaddr->device_addr = ioaddr->cmd_addr + ATA_REG_DEVICE;
4905 ioaddr->status_addr = ioaddr->cmd_addr + ATA_REG_STATUS;
4906 ioaddr->command_addr = ioaddr->cmd_addr + ATA_REG_CMD;
4907}
4908
0baab86b 4909
374b1873
JG		 4910#ifdef CONFIG_PCI
4911
4912void ata_pci_host_stop (struct ata_host_set *host_set)
4913{
4914 struct pci_dev *pdev = to_pci_dev(host_set->dev);
4915
4916 pci_iounmap(pdev, host_set->mmio_base);
4917}
4918
1da177e4
LT		 4919/**
4920 * ata_pci_remove_one - PCI layer callback for device removal
4921 * @pdev: PCI device that was removed
4922 *
4923 * PCI layer indicates to libata via this hook that
6f0ef4fa 4924 * hot-unplug or module unload event has occurred.
1da177e4
LT		 4925 * Handle this by unregistering all objects associated
4926 * with this PCI device. Free those objects. Then finally
4927 * release PCI resources and disable device.
4928 *
4929 * LOCKING:
4930 * Inherited from PCI layer (may sleep).
4931 */
4932
4933void ata_pci_remove_one (struct pci_dev *pdev)
4934{
4935 struct device *dev = pci_dev_to_dev(pdev);
4936 struct ata_host_set *host_set = dev_get_drvdata(dev);
1da177e4 4937
17b14451 4938 ata_host_set_remove(host_set);
1da177e4
LT		 4939 pci_release_regions(pdev);
4940 pci_disable_device(pdev);
4941 dev_set_drvdata(dev, NULL);
4942}
4943
4944/* move to PCI subsystem */
057ace5e 4945int pci_test_config_bits(struct pci_dev *pdev, const struct pci_bits *bits)
1da177e4
LT		 4946{
4947 unsigned long tmp = 0;
4948
4949 switch (bits->width) {
4950 case 1: {
4951 u8 tmp8 = 0;
4952 pci_read_config_byte(pdev, bits->reg, &tmp8);
4953 tmp = tmp8;
4954 break;
4955 }
4956 case 2: {
4957 u16 tmp16 = 0;
4958 pci_read_config_word(pdev, bits->reg, &tmp16);
4959 tmp = tmp16;
4960 break;
4961 }
4962 case 4: {
4963 u32 tmp32 = 0;
4964 pci_read_config_dword(pdev, bits->reg, &tmp32);
4965 tmp = tmp32;
4966 break;
4967 }
4968
4969 default:
4970 return -EINVAL;
4971 }
4972
4973 tmp &= bits->mask;
4974
4975 return (tmp == bits->val) ? 1 : 0;
4976}
9b847548
JA		 4977
4978int ata_pci_device_suspend(struct pci_dev *pdev, pm_message_t state)
4979{
4980 pci_save_state(pdev);
4981 pci_disable_device(pdev);
4982 pci_set_power_state(pdev, PCI_D3hot);
4983 return 0;
4984}
4985
4986int ata_pci_device_resume(struct pci_dev *pdev)
4987{
4988 pci_set_power_state(pdev, PCI_D0);
4989 pci_restore_state(pdev);
4990 pci_enable_device(pdev);
4991 pci_set_master(pdev);
4992 return 0;
4993}
1da177e4
LT		 4994#endif /* CONFIG_PCI */
4995
4996
1da177e4
LT		 4997static int __init ata_init(void)
4998{
4999 ata_wq = create_workqueue("ata");
5000 if (!ata_wq)
5001 return -ENOMEM;
5002
5003 printk(KERN_DEBUG "libata version " DRV_VERSION " loaded.\n");
5004 return 0;
5005}
5006
5007static void __exit ata_exit(void)
5008{
5009 destroy_workqueue(ata_wq);
5010}
5011
5012module_init(ata_init);
5013module_exit(ata_exit);
5014
67846b30
JG		 5015static unsigned long ratelimit_time;
5016static spinlock_t ata_ratelimit_lock = SPIN_LOCK_UNLOCKED;
5017
5018int ata_ratelimit(void)
5019{
5020 int rc;
5021 unsigned long flags;
5022
5023 spin_lock_irqsave(&ata_ratelimit_lock, flags);
5024
5025 if (time_after(jiffies, ratelimit_time)) {
5026 rc = 1;
5027 ratelimit_time = jiffies + (HZ/5);
5028 } else
5029 rc = 0;
5030
5031 spin_unlock_irqrestore(&ata_ratelimit_lock, flags);
5032
5033 return rc;
5034}
5035
1da177e4
LT		 5036/*
5037 * libata is essentially a library of internal helper functions for
5038 * low-level ATA host controller drivers. As such, the API/ABI is
5039 * likely to change as new drivers are added and updated.
5040 * Do not depend on ABI/API stability.
5041 */
5042
5043EXPORT_SYMBOL_GPL(ata_std_bios_param);
5044EXPORT_SYMBOL_GPL(ata_std_ports);
5045EXPORT_SYMBOL_GPL(ata_device_add);
17b14451 5046EXPORT_SYMBOL_GPL(ata_host_set_remove);
1da177e4
LT		 5047EXPORT_SYMBOL_GPL(ata_sg_init);
5048EXPORT_SYMBOL_GPL(ata_sg_init_one);
76014427 5049EXPORT_SYMBOL_GPL(__ata_qc_complete);
1da177e4
LT		 5050EXPORT_SYMBOL_GPL(ata_qc_issue_prot);
5051EXPORT_SYMBOL_GPL(ata_eng_timeout);
5052EXPORT_SYMBOL_GPL(ata_tf_load);
5053EXPORT_SYMBOL_GPL(ata_tf_read);
5054EXPORT_SYMBOL_GPL(ata_noop_dev_select);
5055EXPORT_SYMBOL_GPL(ata_std_dev_select);
5056EXPORT_SYMBOL_GPL(ata_tf_to_fis);
5057EXPORT_SYMBOL_GPL(ata_tf_from_fis);
5058EXPORT_SYMBOL_GPL(ata_check_status);
5059EXPORT_SYMBOL_GPL(ata_altstatus);
1da177e4
LT		 5060EXPORT_SYMBOL_GPL(ata_exec_command);
5061EXPORT_SYMBOL_GPL(ata_port_start);
5062EXPORT_SYMBOL_GPL(ata_port_stop);
aa8f0dc6 5063EXPORT_SYMBOL_GPL(ata_host_stop);
1da177e4
LT		 5064EXPORT_SYMBOL_GPL(ata_interrupt);
5065EXPORT_SYMBOL_GPL(ata_qc_prep);
5066EXPORT_SYMBOL_GPL(ata_bmdma_setup);
5067EXPORT_SYMBOL_GPL(ata_bmdma_start);
5068EXPORT_SYMBOL_GPL(ata_bmdma_irq_clear);
5069EXPORT_SYMBOL_GPL(ata_bmdma_status);
5070EXPORT_SYMBOL_GPL(ata_bmdma_stop);
5071EXPORT_SYMBOL_GPL(ata_port_probe);
5072EXPORT_SYMBOL_GPL(sata_phy_reset);
5073EXPORT_SYMBOL_GPL(__sata_phy_reset);
5074EXPORT_SYMBOL_GPL(ata_bus_reset);
8a19ac89 5075EXPORT_SYMBOL_GPL(ata_std_probeinit);
c2bd5804
TH		 5076EXPORT_SYMBOL_GPL(ata_std_softreset);
5077EXPORT_SYMBOL_GPL(sata_std_hardreset);
5078EXPORT_SYMBOL_GPL(ata_std_postreset);
5079EXPORT_SYMBOL_GPL(ata_std_probe_reset);
a62c0fc5 5080EXPORT_SYMBOL_GPL(ata_drive_probe_reset);
623a3128 5081EXPORT_SYMBOL_GPL(ata_dev_revalidate);
1da177e4 5082EXPORT_SYMBOL_GPL(ata_port_disable);
67846b30 5083EXPORT_SYMBOL_GPL(ata_ratelimit);
6f8b9958 5084EXPORT_SYMBOL_GPL(ata_busy_sleep);
86e45b6b 5085EXPORT_SYMBOL_GPL(ata_port_queue_task);
1da177e4
LT		 5086EXPORT_SYMBOL_GPL(ata_scsi_ioctl);
5087EXPORT_SYMBOL_GPL(ata_scsi_queuecmd);
f29841e0 5088EXPORT_SYMBOL_GPL(ata_scsi_timed_out);
1da177e4
LT		 5089EXPORT_SYMBOL_GPL(ata_scsi_error);
5090EXPORT_SYMBOL_GPL(ata_scsi_slave_config);
5091EXPORT_SYMBOL_GPL(ata_scsi_release);
5092EXPORT_SYMBOL_GPL(ata_host_intr);
5093EXPORT_SYMBOL_GPL(ata_dev_classify);
6a62a04d
TH		 5094EXPORT_SYMBOL_GPL(ata_id_string);
5095EXPORT_SYMBOL_GPL(ata_id_c_string);
1da177e4 5096EXPORT_SYMBOL_GPL(ata_scsi_simulate);
a72ec4ce
TH		 5097EXPORT_SYMBOL_GPL(ata_eh_qc_complete);
5098EXPORT_SYMBOL_GPL(ata_eh_qc_retry);
1da177e4 5099
1bc4ccff 5100EXPORT_SYMBOL_GPL(ata_pio_need_iordy);
452503f9
AC		 5101EXPORT_SYMBOL_GPL(ata_timing_compute);
5102EXPORT_SYMBOL_GPL(ata_timing_merge);
5103
1da177e4
LT		 5104#ifdef CONFIG_PCI
5105EXPORT_SYMBOL_GPL(pci_test_config_bits);
374b1873 5106EXPORT_SYMBOL_GPL(ata_pci_host_stop);
1da177e4
LT		 5107EXPORT_SYMBOL_GPL(ata_pci_init_native_mode);
5108EXPORT_SYMBOL_GPL(ata_pci_init_one);
5109EXPORT_SYMBOL_GPL(ata_pci_remove_one);
9b847548
JA		 5110EXPORT_SYMBOL_GPL(ata_pci_device_suspend);
5111EXPORT_SYMBOL_GPL(ata_pci_device_resume);
1da177e4 5112#endif /* CONFIG_PCI */
9b847548
JA		 5113
5114EXPORT_SYMBOL_GPL(ata_device_suspend);
5115EXPORT_SYMBOL_GPL(ata_device_resume);
5116EXPORT_SYMBOL_GPL(ata_scsi_device_suspend);
5117EXPORT_SYMBOL_GPL(ata_scsi_device_resume);
Clone of davem's net-next-2.6 tree