]>
Commit | Line | Data |
---|---|---|
876c9d3a MT |
1 | /** |
2 | * This file contains the handling of command | |
3 | * responses as well as events generated by firmware. | |
4 | */ | |
5 | #include <linux/delay.h> | |
767e366f | 6 | #include <linux/sched.h> |
876c9d3a MT |
7 | #include <linux/if_arp.h> |
8 | #include <linux/netdevice.h> | |
2c5b9e51 | 9 | #include <asm/unaligned.h> |
876c9d3a MT |
10 | #include <net/iw_handler.h> |
11 | ||
12 | #include "host.h" | |
876c9d3a | 13 | #include "decl.h" |
bca61f8a | 14 | #include "cmd.h" |
876c9d3a MT |
15 | #include "defs.h" |
16 | #include "dev.h" | |
697900ac | 17 | #include "assoc.h" |
876c9d3a MT |
18 | #include "wext.h" |
19 | ||
20 | /** | |
21 | * @brief This function handles disconnect event. it | |
22 | * reports disconnect to upper layer, clean tx/rx packets, | |
23 | * reset link state etc. | |
24 | * | |
69f9032d | 25 | * @param priv A pointer to struct lbs_private structure |
876c9d3a MT |
26 | * @return n/a |
27 | */ | |
69f9032d | 28 | void lbs_mac_event_disconnected(struct lbs_private *priv) |
876c9d3a | 29 | { |
aa21c004 | 30 | if (priv->connect_status != LBS_CONNECTED) |
876c9d3a MT |
31 | return; |
32 | ||
91843463 | 33 | lbs_deb_enter(LBS_DEB_ASSOC); |
876c9d3a | 34 | |
876c9d3a MT |
35 | /* |
36 | * Cisco AP sends EAP failure and de-auth in less than 0.5 ms. | |
37 | * It causes problem in the Supplicant | |
38 | */ | |
876c9d3a | 39 | msleep_interruptible(1000); |
fea2b8ec | 40 | lbs_send_disconnect_notification(priv); |
876c9d3a | 41 | |
876c9d3a | 42 | /* report disconnect to upper layer */ |
634b8f49 HS |
43 | netif_stop_queue(priv->dev); |
44 | netif_carrier_off(priv->dev); | |
876c9d3a | 45 | |
a27b9f96 DW |
46 | /* Free Tx and Rx packets */ |
47 | kfree_skb(priv->currenttxskb); | |
48 | priv->currenttxskb = NULL; | |
49 | priv->tx_pending_len = 0; | |
50 | ||
876c9d3a | 51 | /* reset SNR/NF/RSSI values */ |
aa21c004 DW |
52 | memset(priv->SNR, 0x00, sizeof(priv->SNR)); |
53 | memset(priv->NF, 0x00, sizeof(priv->NF)); | |
54 | memset(priv->RSSI, 0x00, sizeof(priv->RSSI)); | |
55 | memset(priv->rawSNR, 0x00, sizeof(priv->rawSNR)); | |
56 | memset(priv->rawNF, 0x00, sizeof(priv->rawNF)); | |
57 | priv->nextSNRNF = 0; | |
58 | priv->numSNRNF = 0; | |
59 | priv->connect_status = LBS_DISCONNECTED; | |
876c9d3a | 60 | |
e76850d6 DW |
61 | /* Clear out associated SSID and BSSID since connection is |
62 | * no longer valid. | |
63 | */ | |
aa21c004 | 64 | memset(&priv->curbssparams.bssid, 0, ETH_ALEN); |
243e84e9 | 65 | memset(&priv->curbssparams.ssid, 0, IEEE80211_MAX_SSID_LEN); |
aa21c004 | 66 | priv->curbssparams.ssid_len = 0; |
876c9d3a | 67 | |
aa21c004 | 68 | if (priv->psstate != PS_STATE_FULL_POWER) { |
876c9d3a | 69 | /* make firmware to exit PS mode */ |
a6c8700f | 70 | lbs_deb_cmd("disconnected, so exit PS mode\n"); |
10078321 | 71 | lbs_ps_wakeup(priv, 0); |
876c9d3a | 72 | } |
52507c20 | 73 | lbs_deb_leave(LBS_DEB_ASSOC); |
876c9d3a MT |
74 | } |
75 | ||
69f9032d | 76 | static int lbs_ret_reg_access(struct lbs_private *priv, |
876c9d3a MT |
77 | u16 type, struct cmd_ds_command *resp) |
78 | { | |
9012b28a | 79 | int ret = 0; |
876c9d3a | 80 | |
9012b28a | 81 | lbs_deb_enter(LBS_DEB_CMD); |
876c9d3a MT |
82 | |
83 | switch (type) { | |
6b63cd0f | 84 | case CMD_RET(CMD_MAC_REG_ACCESS): |
876c9d3a | 85 | { |
981f187b | 86 | struct cmd_ds_mac_reg_access *reg = &resp->params.macreg; |
876c9d3a | 87 | |
aa21c004 DW |
88 | priv->offsetvalue.offset = (u32)le16_to_cpu(reg->offset); |
89 | priv->offsetvalue.value = le32_to_cpu(reg->value); | |
876c9d3a MT |
90 | break; |
91 | } | |
92 | ||
6b63cd0f | 93 | case CMD_RET(CMD_BBP_REG_ACCESS): |
876c9d3a | 94 | { |
981f187b | 95 | struct cmd_ds_bbp_reg_access *reg = &resp->params.bbpreg; |
876c9d3a | 96 | |
aa21c004 DW |
97 | priv->offsetvalue.offset = (u32)le16_to_cpu(reg->offset); |
98 | priv->offsetvalue.value = reg->value; | |
876c9d3a MT |
99 | break; |
100 | } | |
101 | ||
6b63cd0f | 102 | case CMD_RET(CMD_RF_REG_ACCESS): |
876c9d3a | 103 | { |
981f187b | 104 | struct cmd_ds_rf_reg_access *reg = &resp->params.rfreg; |
876c9d3a | 105 | |
aa21c004 DW |
106 | priv->offsetvalue.offset = (u32)le16_to_cpu(reg->offset); |
107 | priv->offsetvalue.value = reg->value; | |
876c9d3a MT |
108 | break; |
109 | } | |
110 | ||
111 | default: | |
9012b28a | 112 | ret = -1; |
876c9d3a MT |
113 | } |
114 | ||
8b17d723 | 115 | lbs_deb_leave_args(LBS_DEB_CMD, "ret %d", ret); |
9012b28a | 116 | return ret; |
876c9d3a MT |
117 | } |
118 | ||
1309b55b | 119 | static inline int handle_cmd_response(struct lbs_private *priv, |
ddac4526 | 120 | struct cmd_header *cmd_response) |
876c9d3a | 121 | { |
ddac4526 | 122 | struct cmd_ds_command *resp = (struct cmd_ds_command *) cmd_response; |
876c9d3a MT |
123 | int ret = 0; |
124 | unsigned long flags; | |
1309b55b | 125 | uint16_t respcmd = le16_to_cpu(resp->command); |
876c9d3a | 126 | |
a6c8700f HS |
127 | lbs_deb_enter(LBS_DEB_HOST); |
128 | ||
876c9d3a | 129 | switch (respcmd) { |
6b63cd0f HS |
130 | case CMD_RET(CMD_MAC_REG_ACCESS): |
131 | case CMD_RET(CMD_BBP_REG_ACCESS): | |
132 | case CMD_RET(CMD_RF_REG_ACCESS): | |
10078321 | 133 | ret = lbs_ret_reg_access(priv, respcmd, resp); |
876c9d3a MT |
134 | break; |
135 | ||
6b63cd0f HS |
136 | case CMD_RET(CMD_802_11_SET_AFC): |
137 | case CMD_RET(CMD_802_11_GET_AFC): | |
aa21c004 | 138 | spin_lock_irqsave(&priv->driver_lock, flags); |
75567670 | 139 | memmove((void *)priv->cur_cmd->callback_arg, &resp->params.afc, |
876c9d3a | 140 | sizeof(struct cmd_ds_802_11_afc)); |
aa21c004 | 141 | spin_unlock_irqrestore(&priv->driver_lock, flags); |
876c9d3a MT |
142 | |
143 | break; | |
876c9d3a | 144 | |
6b63cd0f | 145 | case CMD_RET(CMD_802_11_BEACON_STOP): |
18c96c34 DW |
146 | break; |
147 | ||
6b63cd0f | 148 | case CMD_RET(CMD_802_11_RSSI): |
10078321 | 149 | ret = lbs_ret_802_11_rssi(priv, resp); |
876c9d3a MT |
150 | break; |
151 | ||
6b63cd0f | 152 | case CMD_RET(CMD_802_11_TPC_CFG): |
aa21c004 | 153 | spin_lock_irqsave(&priv->driver_lock, flags); |
75567670 | 154 | memmove((void *)priv->cur_cmd->callback_arg, &resp->params.tpccfg, |
876c9d3a | 155 | sizeof(struct cmd_ds_802_11_tpc_cfg)); |
aa21c004 | 156 | spin_unlock_irqrestore(&priv->driver_lock, flags); |
876c9d3a | 157 | break; |
3a188649 | 158 | |
6b63cd0f | 159 | case CMD_RET(CMD_BT_ACCESS): |
aa21c004 | 160 | spin_lock_irqsave(&priv->driver_lock, flags); |
75567670 DW |
161 | if (priv->cur_cmd->callback_arg) |
162 | memcpy((void *)priv->cur_cmd->callback_arg, | |
876c9d3a | 163 | &resp->params.bt.addr1, 2 * ETH_ALEN); |
aa21c004 | 164 | spin_unlock_irqrestore(&priv->driver_lock, flags); |
876c9d3a | 165 | break; |
6b63cd0f | 166 | case CMD_RET(CMD_FWT_ACCESS): |
aa21c004 | 167 | spin_lock_irqsave(&priv->driver_lock, flags); |
75567670 DW |
168 | if (priv->cur_cmd->callback_arg) |
169 | memcpy((void *)priv->cur_cmd->callback_arg, &resp->params.fwt, | |
981f187b | 170 | sizeof(resp->params.fwt)); |
aa21c004 | 171 | spin_unlock_irqrestore(&priv->driver_lock, flags); |
876c9d3a | 172 | break; |
96287ac4 BD |
173 | case CMD_RET(CMD_802_11_BEACON_CTRL): |
174 | ret = lbs_ret_802_11_bcn_ctrl(priv, resp); | |
175 | break; | |
176 | ||
876c9d3a | 177 | default: |
e37fc6e1 DW |
178 | lbs_pr_err("CMD_RESP: unknown cmd response 0x%04x\n", |
179 | le16_to_cpu(resp->command)); | |
876c9d3a MT |
180 | break; |
181 | } | |
a6c8700f | 182 | lbs_deb_leave(LBS_DEB_HOST); |
876c9d3a MT |
183 | return ret; |
184 | } | |
185 | ||
7919b89c | 186 | int lbs_process_command_response(struct lbs_private *priv, u8 *data, u32 len) |
876c9d3a | 187 | { |
e1258177 | 188 | uint16_t respcmd, curcmd; |
ddac4526 | 189 | struct cmd_header *resp; |
876c9d3a | 190 | int ret = 0; |
e1258177 DW |
191 | unsigned long flags; |
192 | uint16_t result; | |
876c9d3a | 193 | |
a6c8700f | 194 | lbs_deb_enter(LBS_DEB_HOST); |
876c9d3a | 195 | |
aa21c004 DW |
196 | mutex_lock(&priv->lock); |
197 | spin_lock_irqsave(&priv->driver_lock, flags); | |
876c9d3a | 198 | |
aa21c004 | 199 | if (!priv->cur_cmd) { |
a6c8700f | 200 | lbs_deb_host("CMD_RESP: cur_cmd is NULL\n"); |
876c9d3a | 201 | ret = -1; |
aa21c004 | 202 | spin_unlock_irqrestore(&priv->driver_lock, flags); |
876c9d3a MT |
203 | goto done; |
204 | } | |
e1258177 | 205 | |
7919b89c | 206 | resp = (void *)data; |
8a96df80 | 207 | curcmd = le16_to_cpu(priv->cur_cmd->cmdbuf->command); |
876c9d3a | 208 | respcmd = le16_to_cpu(resp->command); |
876c9d3a MT |
209 | result = le16_to_cpu(resp->result); |
210 | ||
e5225b39 | 211 | lbs_deb_cmd("CMD_RESP: response 0x%04x, seq %d, size %d\n", |
7919b89c HS |
212 | respcmd, le16_to_cpu(resp->seqnum), len); |
213 | lbs_deb_hex(LBS_DEB_CMD, "CMD_RESP", (void *) resp, len); | |
876c9d3a | 214 | |
6305f498 | 215 | if (resp->seqnum != priv->cur_cmd->cmdbuf->seqnum) { |
e1258177 | 216 | lbs_pr_info("Received CMD_RESP with invalid sequence %d (expected %d)\n", |
6305f498 | 217 | le16_to_cpu(resp->seqnum), le16_to_cpu(priv->cur_cmd->cmdbuf->seqnum)); |
aa21c004 | 218 | spin_unlock_irqrestore(&priv->driver_lock, flags); |
876c9d3a MT |
219 | ret = -1; |
220 | goto done; | |
221 | } | |
e1258177 | 222 | if (respcmd != CMD_RET(curcmd) && |
5f0547c2 | 223 | respcmd != CMD_RET_802_11_ASSOCIATE && curcmd != CMD_802_11_ASSOCIATE) { |
e1258177 DW |
224 | lbs_pr_info("Invalid CMD_RESP %x to command %x!\n", respcmd, curcmd); |
225 | spin_unlock_irqrestore(&priv->driver_lock, flags); | |
226 | ret = -1; | |
227 | goto done; | |
228 | } | |
229 | ||
8538823f DW |
230 | if (resp->result == cpu_to_le16(0x0004)) { |
231 | /* 0x0004 means -EAGAIN. Drop the response, let it time out | |
232 | and be resubmitted */ | |
233 | lbs_pr_info("Firmware returns DEFER to command %x. Will let it time out...\n", | |
234 | le16_to_cpu(resp->command)); | |
235 | spin_unlock_irqrestore(&priv->driver_lock, flags); | |
236 | ret = -1; | |
237 | goto done; | |
238 | } | |
239 | ||
e1258177 DW |
240 | /* Now we got response from FW, cancel the command timer */ |
241 | del_timer(&priv->command_timer); | |
2a345099 DW |
242 | priv->cmd_timed_out = 0; |
243 | if (priv->nr_retries) { | |
244 | lbs_pr_info("Received result %x to command %x after %d retries\n", | |
245 | result, curcmd, priv->nr_retries); | |
246 | priv->nr_retries = 0; | |
247 | } | |
876c9d3a MT |
248 | |
249 | /* Store the response code to cur_cmd_retcode. */ | |
aa21c004 | 250 | priv->cur_cmd_retcode = result; |
876c9d3a | 251 | |
6b63cd0f | 252 | if (respcmd == CMD_RET(CMD_802_11_PS_MODE)) { |
38bfab1a | 253 | struct cmd_ds_802_11_ps_mode *psmode = (void *) &resp[1]; |
981f187b | 254 | u16 action = le16_to_cpu(psmode->action); |
876c9d3a | 255 | |
a6c8700f HS |
256 | lbs_deb_host( |
257 | "CMD_RESP: PS_MODE cmd reply result 0x%x, action 0x%x\n", | |
981f187b | 258 | result, action); |
876c9d3a MT |
259 | |
260 | if (result) { | |
a6c8700f | 261 | lbs_deb_host("CMD_RESP: PS command failed with 0x%x\n", |
981f187b DW |
262 | result); |
263 | /* | |
264 | * We should not re-try enter-ps command in | |
265 | * ad-hoc mode. It takes place in | |
10078321 | 266 | * lbs_execute_next_command(). |
981f187b | 267 | */ |
aa21c004 | 268 | if (priv->mode == IW_MODE_ADHOC && |
0aef64d7 | 269 | action == CMD_SUBCMD_ENTER_PS) |
aa21c004 | 270 | priv->psmode = LBS802_11POWERMODECAM; |
0aef64d7 | 271 | } else if (action == CMD_SUBCMD_ENTER_PS) { |
aa21c004 DW |
272 | priv->needtowakeup = 0; |
273 | priv->psstate = PS_STATE_AWAKE; | |
876c9d3a | 274 | |
a6c8700f | 275 | lbs_deb_host("CMD_RESP: ENTER_PS command response\n"); |
aa21c004 | 276 | if (priv->connect_status != LBS_CONNECTED) { |
876c9d3a MT |
277 | /* |
278 | * When Deauth Event received before Enter_PS command | |
279 | * response, We need to wake up the firmware. | |
280 | */ | |
a6c8700f | 281 | lbs_deb_host( |
10078321 | 282 | "disconnected, invoking lbs_ps_wakeup\n"); |
876c9d3a | 283 | |
aa21c004 DW |
284 | spin_unlock_irqrestore(&priv->driver_lock, flags); |
285 | mutex_unlock(&priv->lock); | |
10078321 | 286 | lbs_ps_wakeup(priv, 0); |
aa21c004 DW |
287 | mutex_lock(&priv->lock); |
288 | spin_lock_irqsave(&priv->driver_lock, flags); | |
876c9d3a | 289 | } |
0aef64d7 | 290 | } else if (action == CMD_SUBCMD_EXIT_PS) { |
aa21c004 DW |
291 | priv->needtowakeup = 0; |
292 | priv->psstate = PS_STATE_FULL_POWER; | |
a6c8700f | 293 | lbs_deb_host("CMD_RESP: EXIT_PS command response\n"); |
876c9d3a | 294 | } else { |
a6c8700f | 295 | lbs_deb_host("CMD_RESP: PS action 0x%X\n", action); |
876c9d3a MT |
296 | } |
297 | ||
183aeac1 | 298 | lbs_complete_command(priv, priv->cur_cmd, result); |
aa21c004 | 299 | spin_unlock_irqrestore(&priv->driver_lock, flags); |
876c9d3a MT |
300 | |
301 | ret = 0; | |
302 | goto done; | |
303 | } | |
304 | ||
876c9d3a MT |
305 | /* If the command is not successful, cleanup and return failure */ |
306 | if ((result != 0 || !(respcmd & 0x8000))) { | |
a6c8700f HS |
307 | lbs_deb_host("CMD_RESP: error 0x%04x in command reply 0x%04x\n", |
308 | result, respcmd); | |
876c9d3a MT |
309 | /* |
310 | * Handling errors here | |
311 | */ | |
312 | switch (respcmd) { | |
6b63cd0f HS |
313 | case CMD_RET(CMD_GET_HW_SPEC): |
314 | case CMD_RET(CMD_802_11_RESET): | |
a6c8700f | 315 | lbs_deb_host("CMD_RESP: reset failed\n"); |
876c9d3a MT |
316 | break; |
317 | ||
318 | } | |
183aeac1 | 319 | lbs_complete_command(priv, priv->cur_cmd, result); |
aa21c004 | 320 | spin_unlock_irqrestore(&priv->driver_lock, flags); |
876c9d3a MT |
321 | |
322 | ret = -1; | |
323 | goto done; | |
324 | } | |
325 | ||
aa21c004 | 326 | spin_unlock_irqrestore(&priv->driver_lock, flags); |
1723047d | 327 | |
7ad994de DW |
328 | if (priv->cur_cmd && priv->cur_cmd->callback) { |
329 | ret = priv->cur_cmd->callback(priv, priv->cur_cmd->callback_arg, | |
ddac4526 | 330 | resp); |
7ad994de | 331 | } else |
e98a88dd | 332 | ret = handle_cmd_response(priv, resp); |
1723047d | 333 | |
aa21c004 | 334 | spin_lock_irqsave(&priv->driver_lock, flags); |
1723047d | 335 | |
aa21c004 | 336 | if (priv->cur_cmd) { |
876c9d3a | 337 | /* Clean up and Put current command back to cmdfreeq */ |
183aeac1 | 338 | lbs_complete_command(priv, priv->cur_cmd, result); |
876c9d3a | 339 | } |
aa21c004 | 340 | spin_unlock_irqrestore(&priv->driver_lock, flags); |
876c9d3a MT |
341 | |
342 | done: | |
aa21c004 | 343 | mutex_unlock(&priv->lock); |
a6c8700f | 344 | lbs_deb_leave_args(LBS_DEB_HOST, "ret %d", ret); |
876c9d3a MT |
345 | return ret; |
346 | } | |
347 | ||
b47ef243 DW |
348 | static int lbs_send_confirmwake(struct lbs_private *priv) |
349 | { | |
f539f2ef | 350 | struct cmd_header cmd; |
b47ef243 DW |
351 | int ret = 0; |
352 | ||
353 | lbs_deb_enter(LBS_DEB_HOST); | |
354 | ||
f539f2ef HS |
355 | cmd.command = cpu_to_le16(CMD_802_11_WAKEUP_CONFIRM); |
356 | cmd.size = cpu_to_le16(sizeof(cmd)); | |
357 | cmd.seqnum = cpu_to_le16(++priv->seqnum); | |
358 | cmd.result = 0; | |
b47ef243 | 359 | |
f539f2ef HS |
360 | lbs_deb_hex(LBS_DEB_HOST, "wake confirm", (u8 *) &cmd, |
361 | sizeof(cmd)); | |
b47ef243 | 362 | |
f539f2ef | 363 | ret = priv->hw_host_to_card(priv, MVMS_CMD, (u8 *) &cmd, sizeof(cmd)); |
b47ef243 DW |
364 | if (ret) |
365 | lbs_pr_alert("SEND_WAKEC_CMD: Host to Card failed for Confirm Wake\n"); | |
366 | ||
367 | lbs_deb_leave_args(LBS_DEB_HOST, "ret %d", ret); | |
368 | return ret; | |
369 | } | |
370 | ||
7919b89c | 371 | int lbs_process_event(struct lbs_private *priv, u32 event) |
876c9d3a MT |
372 | { |
373 | int ret = 0; | |
876c9d3a | 374 | |
9556d212 HS |
375 | lbs_deb_enter(LBS_DEB_CMD); |
376 | ||
7919b89c | 377 | switch (event) { |
876c9d3a | 378 | case MACREG_INT_CODE_LINK_SENSED: |
d4ff0ef6 | 379 | lbs_deb_cmd("EVENT: link sensed\n"); |
876c9d3a MT |
380 | break; |
381 | ||
382 | case MACREG_INT_CODE_DEAUTHENTICATED: | |
a6c8700f | 383 | lbs_deb_cmd("EVENT: deauthenticated\n"); |
10078321 | 384 | lbs_mac_event_disconnected(priv); |
876c9d3a MT |
385 | break; |
386 | ||
387 | case MACREG_INT_CODE_DISASSOCIATED: | |
a6c8700f | 388 | lbs_deb_cmd("EVENT: disassociated\n"); |
10078321 | 389 | lbs_mac_event_disconnected(priv); |
876c9d3a MT |
390 | break; |
391 | ||
0b3c07ff | 392 | case MACREG_INT_CODE_LINK_LOST_NO_SCAN: |
a6c8700f | 393 | lbs_deb_cmd("EVENT: link lost\n"); |
10078321 | 394 | lbs_mac_event_disconnected(priv); |
876c9d3a MT |
395 | break; |
396 | ||
397 | case MACREG_INT_CODE_PS_SLEEP: | |
d4ff0ef6 | 398 | lbs_deb_cmd("EVENT: ps sleep\n"); |
876c9d3a MT |
399 | |
400 | /* handle unexpected PS SLEEP event */ | |
aa21c004 | 401 | if (priv->psstate == PS_STATE_FULL_POWER) { |
9012b28a | 402 | lbs_deb_cmd( |
a6c8700f | 403 | "EVENT: in FULL POWER mode, ignoreing PS_SLEEP\n"); |
876c9d3a MT |
404 | break; |
405 | } | |
aa21c004 | 406 | priv->psstate = PS_STATE_PRE_SLEEP; |
876c9d3a | 407 | |
d4ff0ef6 | 408 | lbs_ps_confirm_sleep(priv); |
876c9d3a MT |
409 | |
410 | break; | |
411 | ||
b47ef243 | 412 | case MACREG_INT_CODE_HOST_AWAKE: |
d4ff0ef6 | 413 | lbs_deb_cmd("EVENT: host awake\n"); |
49125454 AK |
414 | if (priv->reset_deep_sleep_wakeup) |
415 | priv->reset_deep_sleep_wakeup(priv); | |
416 | priv->is_deep_sleep = 0; | |
b47ef243 DW |
417 | lbs_send_confirmwake(priv); |
418 | break; | |
419 | ||
49125454 AK |
420 | case MACREG_INT_CODE_DEEP_SLEEP_AWAKE: |
421 | if (priv->reset_deep_sleep_wakeup) | |
422 | priv->reset_deep_sleep_wakeup(priv); | |
423 | lbs_deb_cmd("EVENT: ds awake\n"); | |
424 | priv->is_deep_sleep = 0; | |
425 | priv->wakeup_dev_required = 0; | |
426 | wake_up_interruptible(&priv->ds_awake_q); | |
427 | break; | |
428 | ||
876c9d3a | 429 | case MACREG_INT_CODE_PS_AWAKE: |
d4ff0ef6 | 430 | lbs_deb_cmd("EVENT: ps awake\n"); |
876c9d3a | 431 | /* handle unexpected PS AWAKE event */ |
aa21c004 | 432 | if (priv->psstate == PS_STATE_FULL_POWER) { |
9012b28a | 433 | lbs_deb_cmd( |
876c9d3a MT |
434 | "EVENT: In FULL POWER mode - ignore PS AWAKE\n"); |
435 | break; | |
436 | } | |
437 | ||
aa21c004 | 438 | priv->psstate = PS_STATE_AWAKE; |
876c9d3a | 439 | |
aa21c004 | 440 | if (priv->needtowakeup) { |
876c9d3a MT |
441 | /* |
442 | * wait for the command processing to finish | |
443 | * before resuming sending | |
aa21c004 | 444 | * priv->needtowakeup will be set to FALSE |
10078321 | 445 | * in lbs_ps_wakeup() |
876c9d3a | 446 | */ |
a6c8700f | 447 | lbs_deb_cmd("waking up ...\n"); |
10078321 | 448 | lbs_ps_wakeup(priv, 0); |
876c9d3a MT |
449 | } |
450 | break; | |
451 | ||
452 | case MACREG_INT_CODE_MIC_ERR_UNICAST: | |
9012b28a | 453 | lbs_deb_cmd("EVENT: UNICAST MIC ERROR\n"); |
560c6338 | 454 | lbs_send_mic_failureevent(priv, event); |
876c9d3a MT |
455 | break; |
456 | ||
457 | case MACREG_INT_CODE_MIC_ERR_MULTICAST: | |
9012b28a | 458 | lbs_deb_cmd("EVENT: MULTICAST MIC ERROR\n"); |
560c6338 | 459 | lbs_send_mic_failureevent(priv, event); |
876c9d3a | 460 | break; |
d4ff0ef6 | 461 | |
876c9d3a | 462 | case MACREG_INT_CODE_MIB_CHANGED: |
d4ff0ef6 HS |
463 | lbs_deb_cmd("EVENT: MIB CHANGED\n"); |
464 | break; | |
876c9d3a | 465 | case MACREG_INT_CODE_INIT_DONE: |
d4ff0ef6 | 466 | lbs_deb_cmd("EVENT: INIT DONE\n"); |
876c9d3a | 467 | break; |
876c9d3a | 468 | case MACREG_INT_CODE_ADHOC_BCN_LOST: |
a6c8700f | 469 | lbs_deb_cmd("EVENT: ADHOC beacon lost\n"); |
876c9d3a | 470 | break; |
876c9d3a | 471 | case MACREG_INT_CODE_RSSI_LOW: |
a6c8700f | 472 | lbs_pr_alert("EVENT: rssi low\n"); |
876c9d3a MT |
473 | break; |
474 | case MACREG_INT_CODE_SNR_LOW: | |
a6c8700f | 475 | lbs_pr_alert("EVENT: snr low\n"); |
876c9d3a MT |
476 | break; |
477 | case MACREG_INT_CODE_MAX_FAIL: | |
a6c8700f | 478 | lbs_pr_alert("EVENT: max fail\n"); |
876c9d3a MT |
479 | break; |
480 | case MACREG_INT_CODE_RSSI_HIGH: | |
a6c8700f | 481 | lbs_pr_alert("EVENT: rssi high\n"); |
876c9d3a MT |
482 | break; |
483 | case MACREG_INT_CODE_SNR_HIGH: | |
a6c8700f | 484 | lbs_pr_alert("EVENT: snr high\n"); |
876c9d3a MT |
485 | break; |
486 | ||
7d8d28b3 | 487 | case MACREG_INT_CODE_MESH_AUTO_STARTED: |
5612c014 DW |
488 | /* Ignore spurious autostart events if autostart is disabled */ |
489 | if (!priv->mesh_autostart_enabled) { | |
490 | lbs_pr_info("EVENT: MESH_AUTO_STARTED (ignoring)\n"); | |
491 | break; | |
492 | } | |
9cdc6d29 | 493 | lbs_pr_info("EVENT: MESH_AUTO_STARTED\n"); |
aa21c004 | 494 | priv->mesh_connect_status = LBS_CONNECTED; |
a27b9f96 | 495 | if (priv->mesh_open) { |
9cdc6d29 | 496 | netif_carrier_on(priv->mesh_dev); |
a27b9f96 DW |
497 | if (!priv->tx_pending_len) |
498 | netif_wake_queue(priv->mesh_dev); | |
7d8d28b3 | 499 | } |
aa21c004 | 500 | priv->mode = IW_MODE_ADHOC; |
b8bedefd | 501 | schedule_work(&priv->sync_channel); |
7d8d28b3 LCCR |
502 | break; |
503 | ||
876c9d3a | 504 | default: |
7919b89c | 505 | lbs_pr_alert("EVENT: unknown event id %d\n", event); |
876c9d3a MT |
506 | break; |
507 | } | |
508 | ||
9556d212 | 509 | lbs_deb_leave_args(LBS_DEB_CMD, "ret %d", ret); |
876c9d3a MT |
510 | return ret; |
511 | } |