]>
Commit | Line | Data |
---|---|---|
f078f209 | 1 | /* |
cee075a2 | 2 | * Copyright (c) 2008-2009 Atheros Communications Inc. |
f078f209 LR |
3 | * |
4 | * Permission to use, copy, modify, and/or distribute this software for any | |
5 | * purpose with or without fee is hereby granted, provided that the above | |
6 | * copyright notice and this permission notice appear in all copies. | |
7 | * | |
8 | * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES | |
9 | * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF | |
10 | * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR | |
11 | * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES | |
12 | * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN | |
13 | * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF | |
14 | * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. | |
15 | */ | |
16 | ||
17 | #ifndef ATH9K_H | |
18 | #define ATH9K_H | |
19 | ||
394cf0a1 S |
20 | #include <linux/etherdevice.h> |
21 | #include <linux/device.h> | |
22 | #include <net/mac80211.h> | |
23 | #include <linux/leds.h> | |
394cf0a1 S |
24 | |
25 | #include "hw.h" | |
26 | #include "rc.h" | |
27 | #include "debug.h" | |
d15dd3e5 | 28 | #include "../ath.h" |
394cf0a1 S |
29 | |
30 | struct ath_node; | |
31 | ||
32 | /* Macro to expand scalars to 64-bit objects */ | |
33 | ||
34 | #define ito64(x) (sizeof(x) == 8) ? \ | |
35 | (((unsigned long long int)(x)) & (0xff)) : \ | |
36 | (sizeof(x) == 16) ? \ | |
37 | (((unsigned long long int)(x)) & 0xffff) : \ | |
38 | ((sizeof(x) == 32) ? \ | |
39 | (((unsigned long long int)(x)) & 0xffffffff) : \ | |
40 | (unsigned long long int)(x)) | |
41 | ||
42 | /* increment with wrap-around */ | |
43 | #define INCR(_l, _sz) do { \ | |
44 | (_l)++; \ | |
45 | (_l) &= ((_sz) - 1); \ | |
46 | } while (0) | |
47 | ||
48 | /* decrement with wrap-around */ | |
49 | #define DECR(_l, _sz) do { \ | |
50 | (_l)--; \ | |
51 | (_l) &= ((_sz) - 1); \ | |
52 | } while (0) | |
53 | ||
54 | #define A_MAX(a, b) ((a) > (b) ? (a) : (b)) | |
55 | ||
0ee904c3 | 56 | #define ASSERT(exp) BUG_ON(!(exp)) |
394cf0a1 S |
57 | |
58 | #define TSF_TO_TU(_h,_l) \ | |
59 | ((((u32)(_h)) << 22) | (((u32)(_l)) >> 10)) | |
60 | ||
61 | #define ATH_TXQ_SETUP(sc, i) ((sc)->tx.txqsetup & (1<<i)) | |
62 | ||
63 | static const u8 ath_bcast_mac[ETH_ALEN] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff}; | |
64 | ||
65 | struct ath_config { | |
66 | u32 ath_aggr_prot; | |
67 | u16 txpowlimit; | |
68 | u8 cabqReadytime; | |
394cf0a1 S |
69 | }; |
70 | ||
71 | /*************************/ | |
72 | /* Descriptor Management */ | |
73 | /*************************/ | |
74 | ||
75 | #define ATH_TXBUF_RESET(_bf) do { \ | |
a119cc49 | 76 | (_bf)->bf_stale = false; \ |
394cf0a1 S |
77 | (_bf)->bf_lastbf = NULL; \ |
78 | (_bf)->bf_next = NULL; \ | |
79 | memset(&((_bf)->bf_state), 0, \ | |
80 | sizeof(struct ath_buf_state)); \ | |
81 | } while (0) | |
82 | ||
a119cc49 S |
83 | #define ATH_RXBUF_RESET(_bf) do { \ |
84 | (_bf)->bf_stale = false; \ | |
85 | } while (0) | |
86 | ||
394cf0a1 S |
87 | /** |
88 | * enum buffer_type - Buffer type flags | |
89 | * | |
90 | * @BUF_HT: Send this buffer using HT capabilities | |
91 | * @BUF_AMPDU: This buffer is an ampdu, as part of an aggregate (during TX) | |
92 | * @BUF_AGGR: Indicates whether the buffer can be aggregated | |
93 | * (used in aggregation scheduling) | |
94 | * @BUF_RETRY: Indicates whether the buffer is retried | |
95 | * @BUF_XRETRY: To denote excessive retries of the buffer | |
96 | */ | |
97 | enum buffer_type { | |
98 | BUF_HT = BIT(1), | |
99 | BUF_AMPDU = BIT(2), | |
100 | BUF_AGGR = BIT(3), | |
101 | BUF_RETRY = BIT(4), | |
102 | BUF_XRETRY = BIT(5), | |
103 | }; | |
104 | ||
105 | struct ath_buf_state { | |
17d7904d S |
106 | int bfs_nframes; |
107 | u16 bfs_al; | |
108 | u16 bfs_frmlen; | |
109 | int bfs_seqno; | |
110 | int bfs_tidno; | |
111 | int bfs_retries; | |
a119cc49 | 112 | u8 bf_type; |
394cf0a1 S |
113 | u32 bfs_keyix; |
114 | enum ath9k_key_type bfs_keytype; | |
115 | }; | |
116 | ||
117 | #define bf_nframes bf_state.bfs_nframes | |
118 | #define bf_al bf_state.bfs_al | |
119 | #define bf_frmlen bf_state.bfs_frmlen | |
120 | #define bf_retries bf_state.bfs_retries | |
121 | #define bf_seqno bf_state.bfs_seqno | |
122 | #define bf_tidno bf_state.bfs_tidno | |
123 | #define bf_keyix bf_state.bfs_keyix | |
124 | #define bf_keytype bf_state.bfs_keytype | |
125 | #define bf_isht(bf) (bf->bf_state.bf_type & BUF_HT) | |
126 | #define bf_isampdu(bf) (bf->bf_state.bf_type & BUF_AMPDU) | |
127 | #define bf_isaggr(bf) (bf->bf_state.bf_type & BUF_AGGR) | |
128 | #define bf_isretried(bf) (bf->bf_state.bf_type & BUF_RETRY) | |
129 | #define bf_isxretried(bf) (bf->bf_state.bf_type & BUF_XRETRY) | |
f078f209 | 130 | |
394cf0a1 S |
131 | struct ath_buf { |
132 | struct list_head list; | |
133 | struct ath_buf *bf_lastbf; /* last buf of this unit (a frame or | |
134 | an aggregate) */ | |
135 | struct ath_buf *bf_next; /* next subframe in the aggregate */ | |
a22be22a | 136 | struct sk_buff *bf_mpdu; /* enclosing frame structure */ |
394cf0a1 S |
137 | struct ath_desc *bf_desc; /* virtual addr of desc */ |
138 | dma_addr_t bf_daddr; /* physical addr of desc */ | |
139 | dma_addr_t bf_buf_addr; /* physical addr of data buffer */ | |
a119cc49 | 140 | bool bf_stale; |
17d7904d S |
141 | u16 bf_flags; |
142 | struct ath_buf_state bf_state; | |
394cf0a1 S |
143 | dma_addr_t bf_dmacontext; |
144 | }; | |
145 | ||
394cf0a1 | 146 | struct ath_descdma { |
17d7904d S |
147 | struct ath_desc *dd_desc; |
148 | dma_addr_t dd_desc_paddr; | |
149 | u32 dd_desc_len; | |
150 | struct ath_buf *dd_bufptr; | |
394cf0a1 S |
151 | }; |
152 | ||
153 | int ath_descdma_setup(struct ath_softc *sc, struct ath_descdma *dd, | |
154 | struct list_head *head, const char *name, | |
155 | int nbuf, int ndesc); | |
156 | void ath_descdma_cleanup(struct ath_softc *sc, struct ath_descdma *dd, | |
157 | struct list_head *head); | |
158 | ||
159 | /***********/ | |
160 | /* RX / TX */ | |
161 | /***********/ | |
162 | ||
163 | #define ATH_MAX_ANTENNA 3 | |
164 | #define ATH_RXBUF 512 | |
165 | #define WME_NUM_TID 16 | |
166 | #define ATH_TXBUF 512 | |
167 | #define ATH_TXMAXTRY 13 | |
394cf0a1 S |
168 | #define ATH_MGT_TXMAXTRY 4 |
169 | #define WME_BA_BMP_SIZE 64 | |
170 | #define WME_MAX_BA WME_BA_BMP_SIZE | |
171 | #define ATH_TID_MAX_BUFS (2 * WME_MAX_BA) | |
172 | ||
173 | #define TID_TO_WME_AC(_tid) \ | |
174 | ((((_tid) == 0) || ((_tid) == 3)) ? WME_AC_BE : \ | |
175 | (((_tid) == 1) || ((_tid) == 2)) ? WME_AC_BK : \ | |
176 | (((_tid) == 4) || ((_tid) == 5)) ? WME_AC_VI : \ | |
177 | WME_AC_VO) | |
178 | ||
179 | #define WME_AC_BE 0 | |
180 | #define WME_AC_BK 1 | |
181 | #define WME_AC_VI 2 | |
182 | #define WME_AC_VO 3 | |
183 | #define WME_NUM_AC 4 | |
184 | ||
185 | #define ADDBA_EXCHANGE_ATTEMPTS 10 | |
186 | #define ATH_AGGR_DELIM_SZ 4 | |
187 | #define ATH_AGGR_MINPLEN 256 /* in bytes, minimum packet length */ | |
188 | /* number of delimiters for encryption padding */ | |
189 | #define ATH_AGGR_ENCRYPTDELIM 10 | |
190 | /* minimum h/w qdepth to be sustained to maximize aggregation */ | |
191 | #define ATH_AGGR_MIN_QDEPTH 2 | |
192 | #define ATH_AMPDU_SUBFRAME_DEFAULT 32 | |
193 | #define ATH_AMPDU_LIMIT_MAX (64 * 1024 - 1) | |
394cf0a1 S |
194 | |
195 | #define IEEE80211_SEQ_SEQ_SHIFT 4 | |
196 | #define IEEE80211_SEQ_MAX 4096 | |
394cf0a1 S |
197 | #define IEEE80211_WEP_IVLEN 3 |
198 | #define IEEE80211_WEP_KIDLEN 1 | |
199 | #define IEEE80211_WEP_CRCLEN 4 | |
200 | #define IEEE80211_MAX_MPDU_LEN (3840 + FCS_LEN + \ | |
201 | (IEEE80211_WEP_IVLEN + \ | |
202 | IEEE80211_WEP_KIDLEN + \ | |
203 | IEEE80211_WEP_CRCLEN)) | |
204 | ||
205 | /* return whether a bit at index _n in bitmap _bm is set | |
206 | * _sz is the size of the bitmap */ | |
207 | #define ATH_BA_ISSET(_bm, _n) (((_n) < (WME_BA_BMP_SIZE)) && \ | |
208 | ((_bm)[(_n) >> 5] & (1 << ((_n) & 31)))) | |
209 | ||
210 | /* return block-ack bitmap index given sequence and starting sequence */ | |
211 | #define ATH_BA_INDEX(_st, _seq) (((_seq) - (_st)) & (IEEE80211_SEQ_MAX - 1)) | |
212 | ||
213 | /* returns delimiter padding required given the packet length */ | |
214 | #define ATH_AGGR_GET_NDELIM(_len) \ | |
215 | (((((_len) + ATH_AGGR_DELIM_SZ) < ATH_AGGR_MINPLEN) ? \ | |
216 | (ATH_AGGR_MINPLEN - (_len) - ATH_AGGR_DELIM_SZ) : 0) >> 2) | |
217 | ||
218 | #define BAW_WITHIN(_start, _bawsz, _seqno) \ | |
219 | ((((_seqno) - (_start)) & 4095) < (_bawsz)) | |
220 | ||
221 | #define ATH_DS_BA_SEQ(_ds) ((_ds)->ds_us.tx.ts_seqnum) | |
222 | #define ATH_DS_BA_BITMAP(_ds) (&(_ds)->ds_us.tx.ba_low) | |
223 | #define ATH_DS_TX_BA(_ds) ((_ds)->ds_us.tx.ts_flags & ATH9K_TX_BA) | |
224 | #define ATH_AN_2_TID(_an, _tidno) (&(_an)->tid[(_tidno)]) | |
225 | ||
164ace38 SB |
226 | #define ATH_TX_COMPLETE_POLL_INT 1000 |
227 | ||
394cf0a1 S |
228 | enum ATH_AGGR_STATUS { |
229 | ATH_AGGR_DONE, | |
230 | ATH_AGGR_BAW_CLOSED, | |
231 | ATH_AGGR_LIMITED, | |
232 | }; | |
233 | ||
234 | struct ath_txq { | |
17d7904d S |
235 | u32 axq_qnum; |
236 | u32 *axq_link; | |
237 | struct list_head axq_q; | |
394cf0a1 | 238 | spinlock_t axq_lock; |
17d7904d S |
239 | u32 axq_depth; |
240 | u8 axq_aggr_depth; | |
17d7904d | 241 | bool stopped; |
164ace38 | 242 | bool axq_tx_inprogress; |
17d7904d | 243 | struct ath_buf *axq_linkbuf; |
394cf0a1 S |
244 | |
245 | /* first desc of the last descriptor that contains CTS */ | |
246 | struct ath_desc *axq_lastdsWithCTS; | |
247 | ||
248 | /* final desc of the gating desc that determines whether | |
249 | lastdsWithCTS has been DMA'ed or not */ | |
250 | struct ath_desc *axq_gatingds; | |
251 | ||
252 | struct list_head axq_acq; | |
253 | }; | |
254 | ||
255 | #define AGGR_CLEANUP BIT(1) | |
256 | #define AGGR_ADDBA_COMPLETE BIT(2) | |
257 | #define AGGR_ADDBA_PROGRESS BIT(3) | |
258 | ||
394cf0a1 | 259 | struct ath_atx_tid { |
17d7904d S |
260 | struct list_head list; |
261 | struct list_head buf_q; | |
394cf0a1 S |
262 | struct ath_node *an; |
263 | struct ath_atx_ac *ac; | |
17d7904d | 264 | struct ath_buf *tx_buf[ATH_TID_MAX_BUFS]; |
394cf0a1 S |
265 | u16 seq_start; |
266 | u16 seq_next; | |
267 | u16 baw_size; | |
268 | int tidno; | |
17d7904d S |
269 | int baw_head; /* first un-acked tx buffer */ |
270 | int baw_tail; /* next unused tx buffer slot */ | |
394cf0a1 S |
271 | int sched; |
272 | int paused; | |
273 | u8 state; | |
394cf0a1 S |
274 | }; |
275 | ||
394cf0a1 | 276 | struct ath_atx_ac { |
17d7904d S |
277 | int sched; |
278 | int qnum; | |
279 | struct list_head list; | |
280 | struct list_head tid_q; | |
394cf0a1 S |
281 | }; |
282 | ||
394cf0a1 S |
283 | struct ath_tx_control { |
284 | struct ath_txq *txq; | |
285 | int if_id; | |
f0ed85c6 | 286 | enum ath9k_internal_frame_type frame_type; |
394cf0a1 S |
287 | }; |
288 | ||
394cf0a1 S |
289 | #define ATH_TX_ERROR 0x01 |
290 | #define ATH_TX_XRETRY 0x02 | |
291 | #define ATH_TX_BAR 0x04 | |
394cf0a1 | 292 | |
a59b5a5e SB |
293 | #define ATH_RSSI_LPF_LEN 10 |
294 | #define RSSI_LPF_THRESHOLD -20 | |
295 | #define ATH9K_RSSI_BAD 0x80 | |
296 | #define ATH_RSSI_EP_MULTIPLIER (1<<7) | |
297 | #define ATH_EP_MUL(x, mul) ((x) * (mul)) | |
298 | #define ATH_RSSI_IN(x) (ATH_EP_MUL((x), ATH_RSSI_EP_MULTIPLIER)) | |
299 | #define ATH_LPF_RSSI(x, y, len) \ | |
300 | ((x != ATH_RSSI_DUMMY_MARKER) ? (((x) * ((len) - 1) + (y)) / (len)) : (y)) | |
301 | #define ATH_RSSI_LPF(x, y) do { \ | |
302 | if ((y) >= RSSI_LPF_THRESHOLD) \ | |
303 | x = ATH_LPF_RSSI((x), ATH_RSSI_IN((y)), ATH_RSSI_LPF_LEN); \ | |
304 | } while (0) | |
305 | #define ATH_EP_RND(x, mul) \ | |
306 | ((((x)%(mul)) >= ((mul)/2)) ? ((x) + ((mul) - 1)) / (mul) : (x)/(mul)) | |
307 | ||
394cf0a1 S |
308 | struct ath_node { |
309 | struct ath_softc *an_sc; | |
310 | struct ath_atx_tid tid[WME_NUM_TID]; | |
311 | struct ath_atx_ac ac[WME_NUM_AC]; | |
312 | u16 maxampdu; | |
313 | u8 mpdudensity; | |
a59b5a5e | 314 | int last_rssi; |
394cf0a1 S |
315 | }; |
316 | ||
317 | struct ath_tx { | |
318 | u16 seq_no; | |
319 | u32 txqsetup; | |
320 | int hwq_map[ATH9K_WME_AC_VO+1]; | |
321 | spinlock_t txbuflock; | |
322 | struct list_head txbuf; | |
323 | struct ath_txq txq[ATH9K_NUM_TX_QUEUES]; | |
324 | struct ath_descdma txdma; | |
325 | }; | |
326 | ||
327 | struct ath_rx { | |
328 | u8 defant; | |
329 | u8 rxotherant; | |
330 | u32 *rxlink; | |
331 | int bufsize; | |
332 | unsigned int rxfilter; | |
333 | spinlock_t rxflushlock; | |
334 | spinlock_t rxbuflock; | |
335 | struct list_head rxbuf; | |
336 | struct ath_descdma rxdma; | |
337 | }; | |
338 | ||
339 | int ath_startrecv(struct ath_softc *sc); | |
340 | bool ath_stoprecv(struct ath_softc *sc); | |
341 | void ath_flushrecv(struct ath_softc *sc); | |
342 | u32 ath_calcrxfilter(struct ath_softc *sc); | |
343 | int ath_rx_init(struct ath_softc *sc, int nbufs); | |
344 | void ath_rx_cleanup(struct ath_softc *sc); | |
345 | int ath_rx_tasklet(struct ath_softc *sc, int flush); | |
346 | struct ath_txq *ath_txq_setup(struct ath_softc *sc, int qtype, int subtype); | |
347 | void ath_tx_cleanupq(struct ath_softc *sc, struct ath_txq *txq); | |
348 | int ath_tx_setup(struct ath_softc *sc, int haltype); | |
349 | void ath_drain_all_txq(struct ath_softc *sc, bool retry_tx); | |
350 | void ath_draintxq(struct ath_softc *sc, | |
351 | struct ath_txq *txq, bool retry_tx); | |
352 | void ath_tx_node_init(struct ath_softc *sc, struct ath_node *an); | |
353 | void ath_tx_node_cleanup(struct ath_softc *sc, struct ath_node *an); | |
354 | void ath_txq_schedule(struct ath_softc *sc, struct ath_txq *txq); | |
355 | int ath_tx_init(struct ath_softc *sc, int nbufs); | |
797fe5cb | 356 | void ath_tx_cleanup(struct ath_softc *sc); |
394cf0a1 S |
357 | struct ath_txq *ath_test_get_txq(struct ath_softc *sc, struct sk_buff *skb); |
358 | int ath_txq_update(struct ath_softc *sc, int qnum, | |
359 | struct ath9k_tx_queue_info *q); | |
c52f33d0 | 360 | int ath_tx_start(struct ieee80211_hw *hw, struct sk_buff *skb, |
394cf0a1 S |
361 | struct ath_tx_control *txctl); |
362 | void ath_tx_tasklet(struct ath_softc *sc); | |
c52f33d0 | 363 | void ath_tx_cabq(struct ieee80211_hw *hw, struct sk_buff *skb); |
394cf0a1 | 364 | bool ath_tx_aggr_check(struct ath_softc *sc, struct ath_node *an, u8 tidno); |
f83da965 S |
365 | void ath_tx_aggr_start(struct ath_softc *sc, struct ieee80211_sta *sta, |
366 | u16 tid, u16 *ssn); | |
367 | void ath_tx_aggr_stop(struct ath_softc *sc, struct ieee80211_sta *sta, u16 tid); | |
394cf0a1 S |
368 | void ath_tx_aggr_resume(struct ath_softc *sc, struct ieee80211_sta *sta, u16 tid); |
369 | ||
370 | /********/ | |
17d7904d | 371 | /* VIFs */ |
394cf0a1 | 372 | /********/ |
f078f209 | 373 | |
17d7904d | 374 | struct ath_vif { |
394cf0a1 | 375 | int av_bslot; |
4ed96f04 | 376 | __le64 tsf_adjust; /* TSF adjustment for staggered beacons */ |
394cf0a1 S |
377 | enum nl80211_iftype av_opmode; |
378 | struct ath_buf *av_bcbuf; | |
379 | struct ath_tx_control av_btxctl; | |
f0ed85c6 | 380 | u8 bssid[ETH_ALEN]; /* current BSSID from config_interface */ |
f078f209 LR |
381 | }; |
382 | ||
394cf0a1 S |
383 | /*******************/ |
384 | /* Beacon Handling */ | |
385 | /*******************/ | |
f078f209 | 386 | |
394cf0a1 S |
387 | /* |
388 | * Regardless of the number of beacons we stagger, (i.e. regardless of the | |
389 | * number of BSSIDs) if a given beacon does not go out even after waiting this | |
390 | * number of beacon intervals, the game's up. | |
391 | */ | |
392 | #define BSTUCK_THRESH (9 * ATH_BCBUF) | |
4ed96f04 | 393 | #define ATH_BCBUF 4 |
394cf0a1 S |
394 | #define ATH_DEFAULT_BINTVAL 100 /* TU */ |
395 | #define ATH_DEFAULT_BMISS_LIMIT 10 | |
396 | #define IEEE80211_MS_TO_TU(x) (((x) * 1000) / 1024) | |
397 | ||
398 | struct ath_beacon_config { | |
399 | u16 beacon_interval; | |
400 | u16 listen_interval; | |
401 | u16 dtim_period; | |
402 | u16 bmiss_timeout; | |
403 | u8 dtim_count; | |
394cf0a1 S |
404 | }; |
405 | ||
406 | struct ath_beacon { | |
407 | enum { | |
408 | OK, /* no change needed */ | |
409 | UPDATE, /* update pending */ | |
410 | COMMIT /* beacon sent, commit change */ | |
411 | } updateslot; /* slot time update fsm */ | |
412 | ||
413 | u32 beaconq; | |
414 | u32 bmisscnt; | |
415 | u32 ast_be_xmit; | |
416 | u64 bc_tstamp; | |
2c3db3d5 | 417 | struct ieee80211_vif *bslot[ATH_BCBUF]; |
c52f33d0 | 418 | struct ath_wiphy *bslot_aphy[ATH_BCBUF]; |
394cf0a1 S |
419 | int slottime; |
420 | int slotupdate; | |
421 | struct ath9k_tx_queue_info beacon_qi; | |
422 | struct ath_descdma bdma; | |
423 | struct ath_txq *cabq; | |
424 | struct list_head bbuf; | |
425 | }; | |
426 | ||
9fc9ab0a | 427 | void ath_beacon_tasklet(unsigned long data); |
2c3db3d5 | 428 | void ath_beacon_config(struct ath_softc *sc, struct ieee80211_vif *vif); |
cbe61d8a | 429 | int ath_beaconq_setup(struct ath_hw *ah); |
c52f33d0 | 430 | int ath_beacon_alloc(struct ath_wiphy *aphy, struct ieee80211_vif *vif); |
17d7904d | 431 | void ath_beacon_return(struct ath_softc *sc, struct ath_vif *avp); |
394cf0a1 S |
432 | |
433 | /*******/ | |
434 | /* ANI */ | |
435 | /*******/ | |
f078f209 | 436 | |
20977d3e S |
437 | #define ATH_STA_SHORT_CALINTERVAL 1000 /* 1 second */ |
438 | #define ATH_AP_SHORT_CALINTERVAL 100 /* 100 ms */ | |
439 | #define ATH_ANI_POLLINTERVAL 100 /* 100 ms */ | |
440 | #define ATH_LONG_CALINTERVAL 30000 /* 30 seconds */ | |
441 | #define ATH_RESTART_CALINTERVAL 1200000 /* 20 minutes */ | |
f078f209 | 442 | |
394cf0a1 | 443 | struct ath_ani { |
17d7904d S |
444 | bool caldone; |
445 | int16_t noise_floor; | |
446 | unsigned int longcal_timer; | |
447 | unsigned int shortcal_timer; | |
448 | unsigned int resetcal_timer; | |
449 | unsigned int checkani_timer; | |
394cf0a1 | 450 | struct timer_list timer; |
f078f209 LR |
451 | }; |
452 | ||
394cf0a1 S |
453 | /********************/ |
454 | /* LED Control */ | |
455 | /********************/ | |
f078f209 | 456 | |
394cf0a1 S |
457 | #define ATH_LED_PIN 1 |
458 | #define ATH_LED_ON_DURATION_IDLE 350 /* in msecs */ | |
459 | #define ATH_LED_OFF_DURATION_IDLE 250 /* in msecs */ | |
f078f209 | 460 | |
394cf0a1 S |
461 | enum ath_led_type { |
462 | ATH_LED_RADIO, | |
463 | ATH_LED_ASSOC, | |
464 | ATH_LED_TX, | |
465 | ATH_LED_RX | |
f078f209 LR |
466 | }; |
467 | ||
394cf0a1 S |
468 | struct ath_led { |
469 | struct ath_softc *sc; | |
470 | struct led_classdev led_cdev; | |
471 | enum ath_led_type led_type; | |
472 | char name[32]; | |
473 | bool registered; | |
f078f209 LR |
474 | }; |
475 | ||
394cf0a1 S |
476 | /********************/ |
477 | /* Main driver core */ | |
478 | /********************/ | |
f078f209 | 479 | |
394cf0a1 S |
480 | /* |
481 | * Default cache line size, in bytes. | |
482 | * Used when PCI device not fully initialized by bootrom/BIOS | |
483 | */ | |
484 | #define DEFAULT_CACHELINE 32 | |
485 | #define ATH_DEFAULT_NOISE_FLOOR -95 | |
486 | #define ATH_REGCLASSIDS_MAX 10 | |
487 | #define ATH_CABQ_READY_TIME 80 /* % of beacon interval */ | |
488 | #define ATH_MAX_SW_RETRIES 10 | |
489 | #define ATH_CHAN_MAX 255 | |
490 | #define IEEE80211_WEP_NKID 4 /* number of key ids */ | |
f1dc5600 | 491 | |
394cf0a1 S |
492 | /* |
493 | * The key cache is used for h/w cipher state and also for | |
494 | * tracking station state such as the current tx antenna. | |
495 | * We also setup a mapping table between key cache slot indices | |
496 | * and station state to short-circuit node lookups on rx. | |
497 | * Different parts have different size key caches. We handle | |
498 | * up to ATH_KEYMAX entries (could dynamically allocate state). | |
499 | */ | |
500 | #define ATH_KEYMAX 128 /* max key cache size we handle */ | |
501 | ||
394cf0a1 S |
502 | #define ATH_TXPOWER_MAX 100 /* .5 dBm units */ |
503 | #define ATH_RSSI_DUMMY_MARKER 0x127 | |
504 | #define ATH_RATE_DUMMY_MARKER 0 | |
505 | ||
b238e90e S |
506 | #define SC_OP_INVALID BIT(0) |
507 | #define SC_OP_BEACONS BIT(1) | |
508 | #define SC_OP_RXAGGR BIT(2) | |
509 | #define SC_OP_TXAGGR BIT(3) | |
bdbdf46d S |
510 | #define SC_OP_FULL_RESET BIT(4) |
511 | #define SC_OP_PREAMBLE_SHORT BIT(5) | |
512 | #define SC_OP_PROTECT_ENABLE BIT(6) | |
513 | #define SC_OP_RXFLUSH BIT(7) | |
514 | #define SC_OP_LED_ASSOCIATED BIT(8) | |
bdbdf46d S |
515 | #define SC_OP_WAIT_FOR_BEACON BIT(12) |
516 | #define SC_OP_LED_ON BIT(13) | |
517 | #define SC_OP_SCANNING BIT(14) | |
518 | #define SC_OP_TSF_RESET BIT(15) | |
cc65965c | 519 | #define SC_OP_WAIT_FOR_CAB BIT(16) |
9a23f9ca JM |
520 | #define SC_OP_WAIT_FOR_PSPOLL_DATA BIT(17) |
521 | #define SC_OP_WAIT_FOR_TX_ACK BIT(18) | |
ccdfeab6 | 522 | #define SC_OP_BEACON_SYNC BIT(19) |
394cf0a1 S |
523 | |
524 | struct ath_bus_ops { | |
525 | void (*read_cachesize)(struct ath_softc *sc, int *csz); | |
526 | void (*cleanup)(struct ath_softc *sc); | |
cbe61d8a | 527 | bool (*eeprom_read)(struct ath_hw *ah, u32 off, u16 *data); |
394cf0a1 S |
528 | }; |
529 | ||
bce048d7 JM |
530 | struct ath_wiphy; |
531 | ||
394cf0a1 S |
532 | struct ath_softc { |
533 | struct ieee80211_hw *hw; | |
534 | struct device *dev; | |
c52f33d0 | 535 | |
d15dd3e5 LR |
536 | struct ath_common common; |
537 | ||
c52f33d0 | 538 | spinlock_t wiphy_lock; /* spinlock to protect ath_wiphy data */ |
bce048d7 | 539 | struct ath_wiphy *pri_wiphy; |
c52f33d0 JM |
540 | struct ath_wiphy **sec_wiphy; /* secondary wiphys (virtual radios); may |
541 | * have NULL entries */ | |
542 | int num_sec_wiphy; /* number of sec_wiphy pointers in the array */ | |
0e2dedf9 JM |
543 | int chan_idx; |
544 | int chan_is_ht; | |
545 | struct ath_wiphy *next_wiphy; | |
546 | struct work_struct chan_work; | |
7ec3e514 JM |
547 | int wiphy_select_failures; |
548 | unsigned long wiphy_select_first_fail; | |
f98c3bd2 JM |
549 | struct delayed_work wiphy_work; |
550 | unsigned long wiphy_scheduler_int; | |
551 | int wiphy_scheduler_index; | |
0e2dedf9 | 552 | |
394cf0a1 S |
553 | struct tasklet_struct intr_tq; |
554 | struct tasklet_struct bcon_tasklet; | |
cbe61d8a | 555 | struct ath_hw *sc_ah; |
394cf0a1 S |
556 | void __iomem *mem; |
557 | int irq; | |
558 | spinlock_t sc_resetlock; | |
2d6a5e95 | 559 | spinlock_t sc_serial_rw; |
e5f0921a | 560 | spinlock_t ani_lock; |
04717ccd | 561 | spinlock_t sc_pm_lock; |
394cf0a1 S |
562 | struct mutex mutex; |
563 | ||
17d7904d | 564 | u8 curbssid[ETH_ALEN]; |
17d7904d S |
565 | u8 bssidmask[ETH_ALEN]; |
566 | u32 intrstatus; | |
394cf0a1 | 567 | u32 sc_flags; /* SC_OP_* */ |
17d7904d S |
568 | u16 curtxpow; |
569 | u16 curaid; | |
17d7904d S |
570 | u8 nbcnvifs; |
571 | u16 nvifs; | |
572 | u8 tx_chainmask; | |
573 | u8 rx_chainmask; | |
574 | u32 keymax; | |
575 | DECLARE_BITMAP(keymap, ATH_KEYMAX); | |
576 | u8 splitmic; | |
96148326 | 577 | bool ps_enabled; |
709ade9e | 578 | unsigned long ps_usecount; |
17d7904d S |
579 | enum ath9k_int imask; |
580 | enum ath9k_ht_extprotspacing ht_extprotspacing; | |
394cf0a1 S |
581 | enum ath9k_ht_macmode tx_chan_width; |
582 | ||
17d7904d | 583 | struct ath_config config; |
394cf0a1 S |
584 | struct ath_rx rx; |
585 | struct ath_tx tx; | |
586 | struct ath_beacon beacon; | |
394cf0a1 | 587 | struct ieee80211_rate rates[IEEE80211_NUM_BANDS][ATH_RATE_MAX]; |
4f0fc7c3 LR |
588 | const struct ath_rate_table *hw_rate_table[ATH9K_MODE_MAX]; |
589 | const struct ath_rate_table *cur_rate_table; | |
394cf0a1 S |
590 | struct ieee80211_supported_band sbands[IEEE80211_NUM_BANDS]; |
591 | ||
592 | struct ath_led radio_led; | |
593 | struct ath_led assoc_led; | |
594 | struct ath_led tx_led; | |
595 | struct ath_led rx_led; | |
596 | struct delayed_work ath_led_blink_work; | |
597 | int led_on_duration; | |
598 | int led_off_duration; | |
599 | int led_on_cnt; | |
600 | int led_off_cnt; | |
601 | ||
57c4d7b4 JB |
602 | int beacon_interval; |
603 | ||
17d7904d S |
604 | struct ath_ani ani; |
605 | struct ath9k_node_stats nodestats; | |
394cf0a1 | 606 | #ifdef CONFIG_ATH9K_DEBUG |
17d7904d | 607 | struct ath9k_debug debug; |
394cf0a1 S |
608 | #endif |
609 | struct ath_bus_ops *bus_ops; | |
6b96f93e | 610 | struct ath_beacon_config cur_beacon_conf; |
164ace38 | 611 | struct delayed_work tx_complete_work; |
394cf0a1 S |
612 | }; |
613 | ||
bce048d7 JM |
614 | struct ath_wiphy { |
615 | struct ath_softc *sc; /* shared for all virtual wiphys */ | |
616 | struct ieee80211_hw *hw; | |
f0ed85c6 | 617 | enum ath_wiphy_state { |
9580a222 | 618 | ATH_WIPHY_INACTIVE, |
f0ed85c6 JM |
619 | ATH_WIPHY_ACTIVE, |
620 | ATH_WIPHY_PAUSING, | |
621 | ATH_WIPHY_PAUSED, | |
8089cc47 | 622 | ATH_WIPHY_SCAN, |
f0ed85c6 | 623 | } state; |
0e2dedf9 JM |
624 | int chan_idx; |
625 | int chan_is_ht; | |
bce048d7 JM |
626 | }; |
627 | ||
394cf0a1 S |
628 | int ath_reset(struct ath_softc *sc, bool retry_tx); |
629 | int ath_get_hal_qnum(u16 queue, struct ath_softc *sc); | |
630 | int ath_get_mac80211_qnum(u32 queue, struct ath_softc *sc); | |
631 | int ath_cabq_update(struct ath_softc *); | |
632 | ||
633 | static inline void ath_read_cachesize(struct ath_softc *sc, int *csz) | |
634 | { | |
635 | sc->bus_ops->read_cachesize(sc, csz); | |
636 | } | |
637 | ||
638 | static inline void ath_bus_cleanup(struct ath_softc *sc) | |
639 | { | |
640 | sc->bus_ops->cleanup(sc); | |
641 | } | |
642 | ||
643 | extern struct ieee80211_ops ath9k_ops; | |
644 | ||
645 | irqreturn_t ath_isr(int irq, void *dev); | |
646 | void ath_cleanup(struct ath_softc *sc); | |
1e40bcfa | 647 | int ath_init_device(u16 devid, struct ath_softc *sc); |
394cf0a1 S |
648 | void ath_detach(struct ath_softc *sc); |
649 | const char *ath_mac_bb_name(u32 mac_bb_version); | |
650 | const char *ath_rf_name(u16 rf_version); | |
c52f33d0 | 651 | void ath_set_hw_capab(struct ath_softc *sc, struct ieee80211_hw *hw); |
0e2dedf9 JM |
652 | void ath9k_update_ichannel(struct ath_softc *sc, struct ieee80211_hw *hw, |
653 | struct ath9k_channel *ichan); | |
654 | void ath_update_chainmask(struct ath_softc *sc, int is_ht); | |
655 | int ath_set_channel(struct ath_softc *sc, struct ieee80211_hw *hw, | |
656 | struct ath9k_channel *hchan); | |
7ec3e514 JM |
657 | void ath_radio_enable(struct ath_softc *sc); |
658 | void ath_radio_disable(struct ath_softc *sc); | |
394cf0a1 S |
659 | |
660 | #ifdef CONFIG_PCI | |
661 | int ath_pci_init(void); | |
662 | void ath_pci_exit(void); | |
663 | #else | |
664 | static inline int ath_pci_init(void) { return 0; }; | |
665 | static inline void ath_pci_exit(void) {}; | |
f1dc5600 | 666 | #endif |
f1dc5600 | 667 | |
394cf0a1 S |
668 | #ifdef CONFIG_ATHEROS_AR71XX |
669 | int ath_ahb_init(void); | |
670 | void ath_ahb_exit(void); | |
671 | #else | |
672 | static inline int ath_ahb_init(void) { return 0; }; | |
673 | static inline void ath_ahb_exit(void) {}; | |
f078f209 | 674 | #endif |
394cf0a1 | 675 | |
0bc0798b GJ |
676 | void ath9k_ps_wakeup(struct ath_softc *sc); |
677 | void ath9k_ps_restore(struct ath_softc *sc); | |
8ca21f01 JM |
678 | |
679 | void ath9k_set_bssid_mask(struct ieee80211_hw *hw); | |
c52f33d0 JM |
680 | int ath9k_wiphy_add(struct ath_softc *sc); |
681 | int ath9k_wiphy_del(struct ath_wiphy *aphy); | |
f0ed85c6 JM |
682 | void ath9k_tx_status(struct ieee80211_hw *hw, struct sk_buff *skb); |
683 | int ath9k_wiphy_pause(struct ath_wiphy *aphy); | |
684 | int ath9k_wiphy_unpause(struct ath_wiphy *aphy); | |
0e2dedf9 | 685 | int ath9k_wiphy_select(struct ath_wiphy *aphy); |
f98c3bd2 | 686 | void ath9k_wiphy_set_scheduler(struct ath_softc *sc, unsigned int msec_int); |
0e2dedf9 | 687 | void ath9k_wiphy_chan_work(struct work_struct *work); |
9580a222 | 688 | bool ath9k_wiphy_started(struct ath_softc *sc); |
18eb62f8 JM |
689 | void ath9k_wiphy_pause_all_forced(struct ath_softc *sc, |
690 | struct ath_wiphy *selected); | |
8089cc47 | 691 | bool ath9k_wiphy_scanning(struct ath_softc *sc); |
f98c3bd2 | 692 | void ath9k_wiphy_work(struct work_struct *work); |
64839170 | 693 | bool ath9k_all_wiphys_idle(struct ath_softc *sc); |
8ca21f01 | 694 | |
fb4a3d35 GJ |
695 | void ath9k_iowrite32(struct ath_hw *ah, u32 reg_offset, u32 val); |
696 | unsigned int ath9k_ioread32(struct ath_hw *ah, u32 reg_offset); | |
2d6a5e95 | 697 | |
394cf0a1 | 698 | #endif /* ATH9K_H */ |