]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/net/tehuti.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drivers/net: Remove address use from assignments of function pointers
[net-next-2.6.git] / drivers / net / tehuti.c
CommitLineData
1a348ccc
AG		 1/*
2 * Tehuti Networks(R) Network Driver
3 * ethtool interface implementation
4 * Copyright (C) 2007 Tehuti Networks Ltd. All rights reserved
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 */
11
12/*
13 * RX HW/SW interaction overview
14 * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
15 * There are 2 types of RX communication channels betwean driver and NIC.
16 * 1) RX Free Fifo - RXF - holds descriptors of empty buffers to accept incoming
17 * traffic. This Fifo is filled by SW and is readen by HW. Each descriptor holds
18 * info about buffer's location, size and ID. An ID field is used to identify a
19 * buffer when it's returned with data via RXD Fifo (see below)
20 * 2) RX Data Fifo - RXD - holds descriptors of full buffers. This Fifo is
21 * filled by HW and is readen by SW. Each descriptor holds status and ID.
22 * HW pops descriptor from RXF Fifo, stores ID, fills buffer with incoming data,
23 * via dma moves it into host memory, builds new RXD descriptor with same ID,
24 * pushes it into RXD Fifo and raises interrupt to indicate new RX data.
25 *
26 * Current NIC configuration (registers + firmware) makes NIC use 2 RXF Fifos.
27 * One holds 1.5K packets and another - 26K packets. Depending on incoming
28 * packet size, HW desides on a RXF Fifo to pop buffer from. When packet is
29 * filled with data, HW builds new RXD descriptor for it and push it into single
30 * RXD Fifo.
31 *
32 * RX SW Data Structures
33 * ~~~~~~~~~~~~~~~~~~~~~
34 * skb db - used to keep track of all skbs owned by SW and their dma addresses.
35 * For RX case, ownership lasts from allocating new empty skb for RXF until
36 * accepting full skb from RXD and passing it to OS. Each RXF Fifo has its own
37 * skb db. Implemented as array with bitmask.
38 * fifo - keeps info about fifo's size and location, relevant HW registers,
39 * usage and skb db. Each RXD and RXF Fifo has its own fifo structure.
40 * Implemented as simple struct.
41 *
42 * RX SW Execution Flow
43 * ~~~~~~~~~~~~~~~~~~~~
44 * Upon initialization (ifconfig up) driver creates RX fifos and initializes
45 * relevant registers. At the end of init phase, driver enables interrupts.
46 * NIC sees that there is no RXF buffers and raises
47 * RD_INTR interrupt, isr fills skbs and Rx begins.
48 * Driver has two receive operation modes:
49 * NAPI - interrupt-driven mixed with polling
50 * interrupt-driven only
51 *
52 * Interrupt-driven only flow is following. When buffer is ready, HW raises
53 * interrupt and isr is called. isr collects all available packets
54 * (bdx_rx_receive), refills skbs (bdx_rx_alloc_skbs) and exit.
55
56 * Rx buffer allocation note
57 * ~~~~~~~~~~~~~~~~~~~~~~~~~
58 * Driver cares to feed such amount of RxF descriptors that respective amount of
59 * RxD descriptors can not fill entire RxD fifo. The main reason is lack of
60 * overflow check in Bordeaux for RxD fifo free/used size.
61 * FIXME: this is NOT fully implemented, more work should be done
62 *
63 */
64
865a21a5
JP		 65#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
66
1a348ccc 67#include "tehuti.h"
1a348ccc 68
dfa1a041 69static DEFINE_PCI_DEVICE_TABLE(bdx_pci_tbl) = {
1a348ccc
AG		 70 {0x1FC9, 0x3009, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
71 {0x1FC9, 0x3010, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
72 {0x1FC9, 0x3014, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
73 {0}
74};
75
76MODULE_DEVICE_TABLE(pci, bdx_pci_tbl);
77
78/* Definitions needed by ISR or NAPI functions */
79static void bdx_rx_alloc_skbs(struct bdx_priv *priv, struct rxf_fifo *f);
80static void bdx_tx_cleanup(struct bdx_priv *priv);
81static int bdx_rx_receive(struct bdx_priv *priv, struct rxd_fifo *f, int budget);
82
83/* Definitions needed by FW loading */
84static void bdx_tx_push_desc_safe(struct bdx_priv *priv, void *data, int size);
85
86/* Definitions needed by hw_start */
87static int bdx_tx_init(struct bdx_priv *priv);
88static int bdx_rx_init(struct bdx_priv *priv);
89
90/* Definitions needed by bdx_close */
91static void bdx_rx_free(struct bdx_priv *priv);
92static void bdx_tx_free(struct bdx_priv *priv);
93
94/* Definitions needed by bdx_probe */
c061b18d 95static void bdx_set_ethtool_ops(struct net_device *netdev);
1a348ccc
AG		 96
97/*************************************************************************
98 * Print Info *
99 *************************************************************************/
100
101static void print_hw_id(struct pci_dev *pdev)
102{
103 struct pci_nic *nic = pci_get_drvdata(pdev);
104 u16 pci_link_status = 0;
105 u16 pci_ctrl = 0;
106
107 pci_read_config_word(pdev, PCI_LINK_STATUS_REG, &pci_link_status);
108 pci_read_config_word(pdev, PCI_DEV_CTRL_REG, &pci_ctrl);
109
865a21a5
JP		 110 pr_info("%s%s\n", BDX_NIC_NAME,
111 nic->port_num == 1 ? "" : ", 2-Port");
112 pr_info("srom 0x%x fpga %d build %u lane# %d max_pl 0x%x mrrs 0x%x\n",
113 readl(nic->regs + SROM_VER), readl(nic->regs + FPGA_VER) & 0xFFF,
114 readl(nic->regs + FPGA_SEED),
115 GET_LINK_STATUS_LANES(pci_link_status),
116 GET_DEV_CTRL_MAXPL(pci_ctrl), GET_DEV_CTRL_MRRS(pci_ctrl));
1a348ccc
AG		 117}
118
119static void print_fw_id(struct pci_nic *nic)
120{
865a21a5 121 pr_info("fw 0x%x\n", readl(nic->regs + FW_VER));
1a348ccc
AG		 122}
123
124static void print_eth_id(struct net_device *ndev)
125{
865a21a5
JP		 126 netdev_info(ndev, "%s, Port %c\n",
127 BDX_NIC_NAME, (ndev->if_port == 0) ? 'A' : 'B');
1a348ccc
AG		 128
129}
130
131/*************************************************************************
132 * Code *
133 *************************************************************************/
134
135#define bdx_enable_interrupts(priv) \
136 do { WRITE_REG(priv, regIMR, IR_RUN); } while (0)
137#define bdx_disable_interrupts(priv) \
138 do { WRITE_REG(priv, regIMR, 0); } while (0)
139
140/* bdx_fifo_init
141 * create TX/RX descriptor fifo for host-NIC communication.
142 * 1K extra space is allocated at the end of the fifo to simplify
143 * processing of descriptors that wraps around fifo's end
144 * @priv - NIC private structure
145 * @f - fifo to initialize
146 * @fsz_type - fifo size type: 0-4KB, 1-8KB, 2-16KB, 3-32KB
147 * @reg_XXX - offsets of registers relative to base address
148 *
149 * Returns 0 on success, negative value on failure
150 *
151 */
152static int
153bdx_fifo_init(struct bdx_priv *priv, struct fifo *f, int fsz_type,
154 u16 reg_CFG0, u16 reg_CFG1, u16 reg_RPTR, u16 reg_WPTR)
155{
156 u16 memsz = FIFO_SIZE * (1 << fsz_type);
157
158 memset(f, 0, sizeof(struct fifo));
159 /* pci_alloc_consistent gives us 4k-aligned memory */
160 f->va = pci_alloc_consistent(priv->pdev,
161 memsz + FIFO_EXTRA_SPACE, &f->da);
162 if (!f->va) {
865a21a5 163 pr_err("pci_alloc_consistent failed\n");
1a348ccc
AG		 164 RET(-ENOMEM);
165 }
166 f->reg_CFG0 = reg_CFG0;
167 f->reg_CFG1 = reg_CFG1;
168 f->reg_RPTR = reg_RPTR;
169 f->reg_WPTR = reg_WPTR;
170 f->rptr = 0;
171 f->wptr = 0;
172 f->memsz = memsz;
173 f->size_mask = memsz - 1;
174 WRITE_REG(priv, reg_CFG0, (u32) ((f->da & TX_RX_CFG0_BASE) | fsz_type));
175 WRITE_REG(priv, reg_CFG1, H32_64(f->da));
176
177 RET(0);
178}
179
180/* bdx_fifo_free - free all resources used by fifo
181 * @priv - NIC private structure
182 * @f - fifo to release
183 */
184static void bdx_fifo_free(struct bdx_priv *priv, struct fifo *f)
185{
186 ENTER;
187 if (f->va) {
188 pci_free_consistent(priv->pdev,
189 f->memsz + FIFO_EXTRA_SPACE, f->va, f->da);
190 f->va = NULL;
191 }
192 RET();
193}
194
195/*
196 * bdx_link_changed - notifies OS about hw link state.
197 * @bdx_priv - hw adapter structure
198 */
199static void bdx_link_changed(struct bdx_priv *priv)
200{
201 u32 link = READ_REG(priv, regMAC_LNK_STAT) & MAC_LINK_STAT;
202
203 if (!link) {
204 if (netif_carrier_ok(priv->ndev)) {
205 netif_stop_queue(priv->ndev);
206 netif_carrier_off(priv->ndev);
865a21a5 207 netdev_err(priv->ndev, "Link Down\n");
1a348ccc
AG		 208 }
209 } else {
210 if (!netif_carrier_ok(priv->ndev)) {
211 netif_wake_queue(priv->ndev);
212 netif_carrier_on(priv->ndev);
865a21a5 213 netdev_err(priv->ndev, "Link Up\n");
1a348ccc
AG		 214 }
215 }
216}
217
218static void bdx_isr_extra(struct bdx_priv *priv, u32 isr)
219{
220 if (isr & IR_RX_FREE_0) {
221 bdx_rx_alloc_skbs(priv, &priv->rxf_fifo0);
222 DBG("RX_FREE_0\n");
223 }
224
225 if (isr & IR_LNKCHG0)
226 bdx_link_changed(priv);
227
228 if (isr & IR_PCIE_LINK)
865a21a5 229 netdev_err(priv->ndev, "PCI-E Link Fault\n");
1a348ccc
AG		 230
231 if (isr & IR_PCIE_TOUT)
865a21a5 232 netdev_err(priv->ndev, "PCI-E Time Out\n");
1a348ccc
AG		 233
234}
235
236/* bdx_isr - Interrupt Service Routine for Bordeaux NIC
237 * @irq - interrupt number
238 * @ndev - network device
239 * @regs - CPU registers
240 *
241 * Return IRQ_NONE if it was not our interrupt, IRQ_HANDLED - otherwise
242 *
243 * It reads ISR register to know interrupt reasons, and proceed them one by one.
244 * Reasons of interest are:
245 * RX_DESC - new packet has arrived and RXD fifo holds its descriptor
246 * RX_FREE - number of free Rx buffers in RXF fifo gets low
247 * TX_FREE - packet was transmited and RXF fifo holds its descriptor
248 */
249
250static irqreturn_t bdx_isr_napi(int irq, void *dev)
251{
252 struct net_device *ndev = dev;
8f15ea42 253 struct bdx_priv *priv = netdev_priv(ndev);
1a348ccc
AG		 254 u32 isr;
255
256 ENTER;
257 isr = (READ_REG(priv, regISR) & IR_RUN);
258 if (unlikely(!isr)) {
259 bdx_enable_interrupts(priv);
260 return IRQ_NONE; /* Not our interrupt */
261 }
262
263 if (isr & IR_EXTRA)
264 bdx_isr_extra(priv, isr);
265
266 if (isr & (IR_RX_DESC_0 | IR_TX_FREE_0)) {
288379f0
BH		 267 if (likely(napi_schedule_prep(&priv->napi))) {
268 __napi_schedule(&priv->napi);
1a348ccc
AG		 269 RET(IRQ_HANDLED);
270 } else {
271 /* NOTE: we get here if intr has slipped into window
272 * between these lines in bdx_poll:
273 * bdx_enable_interrupts(priv);
274 * return 0;
275 * currently intrs are disabled (since we read ISR),
276 * and we have failed to register next poll.
277 * so we read the regs to trigger chip
278 * and allow further interupts. */
279 READ_REG(priv, regTXF_WPTR_0);
280 READ_REG(priv, regRXD_WPTR_0);
281 }
282 }
283
284 bdx_enable_interrupts(priv);
285 RET(IRQ_HANDLED);
286}
287
288static int bdx_poll(struct napi_struct *napi, int budget)
289{
290 struct bdx_priv *priv = container_of(napi, struct bdx_priv, napi);
1a348ccc
AG		 291 int work_done;
292
293 ENTER;
294 bdx_tx_cleanup(priv);
295 work_done = bdx_rx_receive(priv, &priv->rxd_fifo0, budget);
296 if ((work_done < budget) ||
297 (priv->napi_stop++ >= 30)) {
298 DBG("rx poll is done. backing to isr-driven\n");
299
300 /* from time to time we exit to let NAPI layer release
301 * device lock and allow waiting tasks (eg rmmod) to advance) */
302 priv->napi_stop = 0;
303
288379f0 304 napi_complete(napi);
1a348ccc
AG		 305 bdx_enable_interrupts(priv);
306 }
307 return work_done;
308}
309
310/* bdx_fw_load - loads firmware to NIC
311 * @priv - NIC private structure
312 * Firmware is loaded via TXD fifo, so it must be initialized first.
313 * Firware must be loaded once per NIC not per PCI device provided by NIC (NIC
314 * can have few of them). So all drivers use semaphore register to choose one
315 * that will actually load FW to NIC.
316 */
317
318static int bdx_fw_load(struct bdx_priv *priv)
319{
06e1f9ff 320 const struct firmware *fw = NULL;
1a348ccc 321 int master, i;
06e1f9ff 322 int rc;
1a348ccc
AG		 323
324 ENTER;
325 master = READ_REG(priv, regINIT_SEMAPHORE);
326 if (!READ_REG(priv, regINIT_STATUS) && master) {
06e1f9ff
BH		 327 rc = request_firmware(&fw, "tehuti/firmware.bin", &priv->pdev->dev);
328 if (rc)
329 goto out;
330 bdx_tx_push_desc_safe(priv, (char *)fw->data, fw->size);
1a348ccc
AG		 331 mdelay(100);
332 }
333 for (i = 0; i < 200; i++) {
06e1f9ff
BH		 334 if (READ_REG(priv, regINIT_STATUS)) {
335 rc = 0;
336 goto out;
337 }
1a348ccc
AG		 338 mdelay(2);
339 }
06e1f9ff
BH		 340 rc = -EIO;
341out:
1a348ccc
AG		 342 if (master)
343 WRITE_REG(priv, regINIT_SEMAPHORE, 1);
06e1f9ff
BH		 344 if (fw)
345 release_firmware(fw);
1a348ccc 346
06e1f9ff 347 if (rc) {
865a21a5 348 netdev_err(priv->ndev, "firmware loading failed\n");
06e1f9ff
BH		 349 if (rc == -EIO)
350 DBG("VPC = 0x%x VIC = 0x%x INIT_STATUS = 0x%x i=%d\n",
351 READ_REG(priv, regVPC),
352 READ_REG(priv, regVIC),
353 READ_REG(priv, regINIT_STATUS), i);
354 RET(rc);
1a348ccc
AG		 355 } else {
356 DBG("%s: firmware loading success\n", priv->ndev->name);
357 RET(0);
358 }
359}
360
361static void bdx_restore_mac(struct net_device *ndev, struct bdx_priv *priv)
362{
363 u32 val;
364
365 ENTER;
366 DBG("mac0=%x mac1=%x mac2=%x\n",
367 READ_REG(priv, regUNC_MAC0_A),
368 READ_REG(priv, regUNC_MAC1_A), READ_REG(priv, regUNC_MAC2_A));
369
370 val = (ndev->dev_addr[0] << 8) | (ndev->dev_addr[1]);
371 WRITE_REG(priv, regUNC_MAC2_A, val);
372 val = (ndev->dev_addr[2] << 8) | (ndev->dev_addr[3]);
373 WRITE_REG(priv, regUNC_MAC1_A, val);
374 val = (ndev->dev_addr[4] << 8) | (ndev->dev_addr[5]);
375 WRITE_REG(priv, regUNC_MAC0_A, val);
376
377 DBG("mac0=%x mac1=%x mac2=%x\n",
378 READ_REG(priv, regUNC_MAC0_A),
379 READ_REG(priv, regUNC_MAC1_A), READ_REG(priv, regUNC_MAC2_A));
380 RET();
381}
382
383/* bdx_hw_start - inits registers and starts HW's Rx and Tx engines
384 * @priv - NIC private structure
385 */
386static int bdx_hw_start(struct bdx_priv *priv)
387{
388 int rc = -EIO;
389 struct net_device *ndev = priv->ndev;
390
391 ENTER;
392 bdx_link_changed(priv);
393
394 /* 10G overall max length (vlan, eth&ip header, ip payload, crc) */
395 WRITE_REG(priv, regFRM_LENGTH, 0X3FE0);
396 WRITE_REG(priv, regPAUSE_QUANT, 0x96);
397 WRITE_REG(priv, regRX_FIFO_SECTION, 0x800010);
398 WRITE_REG(priv, regTX_FIFO_SECTION, 0xE00010);
399 WRITE_REG(priv, regRX_FULLNESS, 0);
400 WRITE_REG(priv, regTX_FULLNESS, 0);
401 WRITE_REG(priv, regCTRLST,
402 regCTRLST_BASE | regCTRLST_RX_ENA | regCTRLST_TX_ENA);
403
404 WRITE_REG(priv, regVGLB, 0);
405 WRITE_REG(priv, regMAX_FRAME_A,
406 priv->rxf_fifo0.m.pktsz & MAX_FRAME_AB_VAL);
407
408 DBG("RDINTCM=%08x\n", priv->rdintcm); /*NOTE: test script uses this */
409 WRITE_REG(priv, regRDINTCM0, priv->rdintcm);
410 WRITE_REG(priv, regRDINTCM2, 0); /*cpu_to_le32(rcm.val)); */
411
412 DBG("TDINTCM=%08x\n", priv->tdintcm); /*NOTE: test script uses this */
413 WRITE_REG(priv, regTDINTCM0, priv->tdintcm); /* old val = 0x300064 */
414
415 /* Enable timer interrupt once in 2 secs. */
416 /*WRITE_REG(priv, regGTMR0, ((GTMR_SEC * 2) & GTMR_DATA)); */
417 bdx_restore_mac(priv->ndev, priv);
418
419 WRITE_REG(priv, regGMAC_RXF_A, GMAC_RX_FILTER_OSEN |
420 GMAC_RX_FILTER_AM | GMAC_RX_FILTER_AB);
421
249658d5 422#define BDX_IRQ_TYPE ((priv->nic->irq_type == IRQ_MSI) ? 0 : IRQF_SHARED)
cb001a1f
JP		 423
424 rc = request_irq(priv->pdev->irq, bdx_isr_napi, BDX_IRQ_TYPE,
425 ndev->name, ndev);
426 if (rc)
1a348ccc
AG		 427 goto err_irq;
428 bdx_enable_interrupts(priv);
429
430 RET(0);
431
432err_irq:
433 RET(rc);
434}
435
436static void bdx_hw_stop(struct bdx_priv *priv)
437{
438 ENTER;
439 bdx_disable_interrupts(priv);
440 free_irq(priv->pdev->irq, priv->ndev);
441
442 netif_carrier_off(priv->ndev);
443 netif_stop_queue(priv->ndev);
444
445 RET();
446}
447
448static int bdx_hw_reset_direct(void __iomem *regs)
449{
450 u32 val, i;
451 ENTER;
452
453 /* reset sequences: read, write 1, read, write 0 */
454 val = readl(regs + regCLKPLL);
455 writel((val | CLKPLL_SFTRST) + 0x8, regs + regCLKPLL);
456 udelay(50);
457 val = readl(regs + regCLKPLL);
458 writel(val & ~CLKPLL_SFTRST, regs + regCLKPLL);
459
460 /* check that the PLLs are locked and reset ended */
461 for (i = 0; i < 70; i++, mdelay(10))
462 if ((readl(regs + regCLKPLL) & CLKPLL_LKD) == CLKPLL_LKD) {
463 /* do any PCI-E read transaction */
464 readl(regs + regRXD_CFG0_0);
465 return 0;
466 }
865a21a5 467 pr_err("HW reset failed\n");
1a348ccc
AG		 468 return 1; /* failure */
469}
470
471static int bdx_hw_reset(struct bdx_priv *priv)
472{
473 u32 val, i;
474 ENTER;
475
476 if (priv->port == 0) {
477 /* reset sequences: read, write 1, read, write 0 */
478 val = READ_REG(priv, regCLKPLL);
479 WRITE_REG(priv, regCLKPLL, (val | CLKPLL_SFTRST) + 0x8);
480 udelay(50);
481 val = READ_REG(priv, regCLKPLL);
482 WRITE_REG(priv, regCLKPLL, val & ~CLKPLL_SFTRST);
483 }
484 /* check that the PLLs are locked and reset ended */
485 for (i = 0; i < 70; i++, mdelay(10))
486 if ((READ_REG(priv, regCLKPLL) & CLKPLL_LKD) == CLKPLL_LKD) {
487 /* do any PCI-E read transaction */
488 READ_REG(priv, regRXD_CFG0_0);
489 return 0;
490 }
865a21a5 491 pr_err("HW reset failed\n");
1a348ccc
AG		 492 return 1; /* failure */
493}
494
495static int bdx_sw_reset(struct bdx_priv *priv)
496{
497 int i;
498
499 ENTER;
500 /* 1. load MAC (obsolete) */
501 /* 2. disable Rx (and Tx) */
502 WRITE_REG(priv, regGMAC_RXF_A, 0);
503 mdelay(100);
504 /* 3. disable port */
505 WRITE_REG(priv, regDIS_PORT, 1);
506 /* 4. disable queue */
507 WRITE_REG(priv, regDIS_QU, 1);
508 /* 5. wait until hw is disabled */
509 for (i = 0; i < 50; i++) {
510 if (READ_REG(priv, regRST_PORT) & 1)
511 break;
512 mdelay(10);
513 }
514 if (i == 50)
865a21a5 515 netdev_err(priv->ndev, "SW reset timeout. continuing anyway\n");
1a348ccc
AG		 516
517 /* 6. disable intrs */
518 WRITE_REG(priv, regRDINTCM0, 0);
519 WRITE_REG(priv, regTDINTCM0, 0);
520 WRITE_REG(priv, regIMR, 0);
521 READ_REG(priv, regISR);
522
523 /* 7. reset queue */
524 WRITE_REG(priv, regRST_QU, 1);
525 /* 8. reset port */
526 WRITE_REG(priv, regRST_PORT, 1);
527 /* 9. zero all read and write pointers */
528 for (i = regTXD_WPTR_0; i <= regTXF_RPTR_3; i += 0x10)
529 DBG("%x = %x\n", i, READ_REG(priv, i) & TXF_WPTR_WR_PTR);
530 for (i = regTXD_WPTR_0; i <= regTXF_RPTR_3; i += 0x10)
531 WRITE_REG(priv, i, 0);
532 /* 10. unseet port disable */
533 WRITE_REG(priv, regDIS_PORT, 0);
534 /* 11. unset queue disable */
535 WRITE_REG(priv, regDIS_QU, 0);
536 /* 12. unset queue reset */
537 WRITE_REG(priv, regRST_QU, 0);
538 /* 13. unset port reset */
539 WRITE_REG(priv, regRST_PORT, 0);
540 /* 14. enable Rx */
541 /* skiped. will be done later */
542 /* 15. save MAC (obsolete) */
543 for (i = regTXD_WPTR_0; i <= regTXF_RPTR_3; i += 0x10)
544 DBG("%x = %x\n", i, READ_REG(priv, i) & TXF_WPTR_WR_PTR);
545
546 RET(0);
547}
548
549/* bdx_reset - performs right type of reset depending on hw type */
550static int bdx_reset(struct bdx_priv *priv)
551{
552 ENTER;
553 RET((priv->pdev->device == 0x3009)
554 ? bdx_hw_reset(priv)
555 : bdx_sw_reset(priv));
556}
557
558/**
559 * bdx_close - Disables a network interface
560 * @netdev: network interface device structure
561 *
562 * Returns 0, this is not allowed to fail
563 *
564 * The close entry point is called when an interface is de-activated
565 * by the OS. The hardware is still under the drivers control, but
566 * needs to be disabled. A global MAC reset is issued to stop the
567 * hardware, and all transmit and receive resources are freed.
568 **/
569static int bdx_close(struct net_device *ndev)
570{
571 struct bdx_priv *priv = NULL;
572
573 ENTER;
8f15ea42 574 priv = netdev_priv(ndev);
1a348ccc
AG		 575
576 napi_disable(&priv->napi);
577
578 bdx_reset(priv);
579 bdx_hw_stop(priv);
580 bdx_rx_free(priv);
581 bdx_tx_free(priv);
582 RET(0);
583}
584
585/**
586 * bdx_open - Called when a network interface is made active
587 * @netdev: network interface device structure
588 *
589 * Returns 0 on success, negative value on failure
590 *
591 * The open entry point is called when a network interface is made
592 * active by the system (IFF_UP). At this point all resources needed
593 * for transmit and receive operations are allocated, the interrupt
594 * handler is registered with the OS, the watchdog timer is started,
595 * and the stack is notified that the interface is ready.
596 **/
597static int bdx_open(struct net_device *ndev)
598{
599 struct bdx_priv *priv;
600 int rc;
601
602 ENTER;
8f15ea42 603 priv = netdev_priv(ndev);
1a348ccc
AG		 604 bdx_reset(priv);
605 if (netif_running(ndev))
606 netif_stop_queue(priv->ndev);
607
cb001a1f
JP		 608 if ((rc = bdx_tx_init(priv)) ||
609 (rc = bdx_rx_init(priv)) ||
610 (rc = bdx_fw_load(priv)))
1a348ccc
AG		 611 goto err;
612
613 bdx_rx_alloc_skbs(priv, &priv->rxf_fifo0);
614
cb001a1f
JP		 615 rc = bdx_hw_start(priv);
616 if (rc)
1a348ccc
AG		 617 goto err;
618
619 napi_enable(&priv->napi);
620
621 print_fw_id(priv->nic);
622
623 RET(0);
624
625err:
626 bdx_close(ndev);
627 RET(rc);
628}
629
6131a260
FR		 630static int bdx_range_check(struct bdx_priv *priv, u32 offset)
631{
632 return (offset > (u32) (BDX_REGS_SIZE / priv->nic->port_num)) ?
633 -EINVAL : 0;
634}
635
1a348ccc
AG		 636static int bdx_ioctl_priv(struct net_device *ndev, struct ifreq *ifr, int cmd)
637{
8f15ea42 638 struct bdx_priv *priv = netdev_priv(ndev);
1a348ccc
AG		 639 u32 data[3];
640 int error;
641
642 ENTER;
643
644 DBG("jiffies=%ld cmd=%d\n", jiffies, cmd);
645 if (cmd != SIOCDEVPRIVATE) {
646 error = copy_from_user(data, ifr->ifr_data, sizeof(data));
647 if (error) {
865a21a5 648 pr_err("cant copy from user\n");
d2338070 649 RET(-EFAULT);
1a348ccc
AG		 650 }
651 DBG("%d 0x%x 0x%x\n", data[0], data[1], data[2]);
652 }
653
62035542 654 if (!capable(CAP_SYS_RAWIO))
f946dffe
JG		 655 return -EPERM;
656
1a348ccc
AG		 657 switch (data[0]) {
658
659 case BDX_OP_READ:
6131a260
FR		 660 error = bdx_range_check(priv, data[1]);
661 if (error < 0)
662 return error;
1a348ccc
AG		 663 data[2] = READ_REG(priv, data[1]);
664 DBG("read_reg(0x%x)=0x%x (dec %d)\n", data[1], data[2],
665 data[2]);
666 error = copy_to_user(ifr->ifr_data, data, sizeof(data));
667 if (error)
d2338070 668 RET(-EFAULT);
1a348ccc
AG		 669 break;
670
671 case BDX_OP_WRITE:
6131a260
FR		 672 error = bdx_range_check(priv, data[1]);
673 if (error < 0)
674 return error;
1a348ccc
AG		 675 WRITE_REG(priv, data[1], data[2]);
676 DBG("write_reg(0x%x, 0x%x)\n", data[1], data[2]);
677 break;
678
679 default:
680 RET(-EOPNOTSUPP);
681 }
682 return 0;
683}
684
685static int bdx_ioctl(struct net_device *ndev, struct ifreq *ifr, int cmd)
686{
687 ENTER;
688 if (cmd >= SIOCDEVPRIVATE && cmd <= (SIOCDEVPRIVATE + 15))
689 RET(bdx_ioctl_priv(ndev, ifr, cmd));
690 else
691 RET(-EOPNOTSUPP);
692}
693
694/*
695 * __bdx_vlan_rx_vid - private helper for adding/killing VLAN vid
696 * by passing VLAN filter table to hardware
697 * @ndev network device
698 * @vid VLAN vid
699 * @op add or kill operation
700 */
701static void __bdx_vlan_rx_vid(struct net_device *ndev, uint16_t vid, int enable)
702{
8f15ea42 703 struct bdx_priv *priv = netdev_priv(ndev);
1a348ccc
AG		 704 u32 reg, bit, val;
705
706 ENTER;
707 DBG2("vid=%d value=%d\n", (int)vid, enable);
708 if (unlikely(vid >= 4096)) {
865a21a5 709 pr_err("invalid VID: %u (> 4096)\n", vid);
1a348ccc
AG		 710 RET();
711 }
712 reg = regVLAN_0 + (vid / 32) * 4;
713 bit = 1 << vid % 32;
714 val = READ_REG(priv, reg);
715 DBG2("reg=%x, val=%x, bit=%d\n", reg, val, bit);
716 if (enable)
717 val |= bit;
718 else
719 val &= ~bit;
720 DBG2("new val %x\n", val);
721 WRITE_REG(priv, reg, val);
722 RET();
723}
724
725/*
726 * bdx_vlan_rx_add_vid - kernel hook for adding VLAN vid to hw filtering table
727 * @ndev network device
728 * @vid VLAN vid to add
729 */
730static void bdx_vlan_rx_add_vid(struct net_device *ndev, uint16_t vid)
731{
732 __bdx_vlan_rx_vid(ndev, vid, 1);
733}
734
735/*
736 * bdx_vlan_rx_kill_vid - kernel hook for killing VLAN vid in hw filtering table
737 * @ndev network device
738 * @vid VLAN vid to kill
739 */
740static void bdx_vlan_rx_kill_vid(struct net_device *ndev, unsigned short vid)
741{
742 __bdx_vlan_rx_vid(ndev, vid, 0);
743}
744
745/*
746 * bdx_vlan_rx_register - kernel hook for adding VLAN group
747 * @ndev network device
748 * @grp VLAN group
749 */
750static void
751bdx_vlan_rx_register(struct net_device *ndev, struct vlan_group *grp)
752{
8f15ea42 753 struct bdx_priv *priv = netdev_priv(ndev);
1a348ccc
AG		 754
755 ENTER;
756 DBG("device='%s', group='%p'\n", ndev->name, grp);
757 priv->vlgrp = grp;
758 RET();
759}
760
761/**
762 * bdx_change_mtu - Change the Maximum Transfer Unit
763 * @netdev: network interface device structure
764 * @new_mtu: new value for maximum frame size
765 *
766 * Returns 0 on success, negative on failure
767 */
768static int bdx_change_mtu(struct net_device *ndev, int new_mtu)
769{
1a348ccc
AG		 770 ENTER;
771
772 if (new_mtu == ndev->mtu)
773 RET(0);
774
775 /* enforce minimum frame size */
776 if (new_mtu < ETH_ZLEN) {
865a21a5
JP		 777 netdev_err(ndev, "mtu %d is less then minimal %d\n",
778 new_mtu, ETH_ZLEN);
1a348ccc
AG		 779 RET(-EINVAL);
780 }
781
782 ndev->mtu = new_mtu;
783 if (netif_running(ndev)) {
784 bdx_close(ndev);
785 bdx_open(ndev);
786 }
787 RET(0);
788}
789
790static void bdx_setmulti(struct net_device *ndev)
791{
8f15ea42 792 struct bdx_priv *priv = netdev_priv(ndev);
1a348ccc
AG		 793
794 u32 rxf_val =
795 GMAC_RX_FILTER_AM | GMAC_RX_FILTER_AB | GMAC_RX_FILTER_OSEN;
796 int i;
797
798 ENTER;
799 /* IMF - imperfect (hash) rx multicat filter */
800 /* PMF - perfect rx multicat filter */
801
802 /* FIXME: RXE(OFF) */
803 if (ndev->flags & IFF_PROMISC) {
804 rxf_val |= GMAC_RX_FILTER_PRM;
805 } else if (ndev->flags & IFF_ALLMULTI) {
806 /* set IMF to accept all multicast frmaes */
807 for (i = 0; i < MAC_MCST_HASH_NUM; i++)
808 WRITE_REG(priv, regRX_MCST_HASH0 + i * 4, ~0);
4cd24eaf 809 } else if (!netdev_mc_empty(ndev)) {
1a348ccc 810 u8 hash;
22bedad3 811 struct netdev_hw_addr *ha;
1a348ccc
AG		 812 u32 reg, val;
813
814 /* set IMF to deny all multicast frames */
815 for (i = 0; i < MAC_MCST_HASH_NUM; i++)
816 WRITE_REG(priv, regRX_MCST_HASH0 + i * 4, 0);
817 /* set PMF to deny all multicast frames */
818 for (i = 0; i < MAC_MCST_NUM; i++) {
819 WRITE_REG(priv, regRX_MAC_MCST0 + i * 8, 0);
820 WRITE_REG(priv, regRX_MAC_MCST1 + i * 8, 0);
821 }
822
823 /* use PMF to accept first MAC_MCST_NUM (15) addresses */
824 /* TBD: sort addreses and write them in ascending order
825 * into RX_MAC_MCST regs. we skip this phase now and accept ALL
826 * multicast frames throu IMF */
1a348ccc 827 /* accept the rest of addresses throu IMF */
22bedad3 828 netdev_for_each_mc_addr(ha, ndev) {
1a348ccc
AG		 829 hash = 0;
830 for (i = 0; i < ETH_ALEN; i++)
22bedad3 831 hash ^= ha->addr[i];
1a348ccc
AG		 832 reg = regRX_MCST_HASH0 + ((hash >> 5) << 2);
833 val = READ_REG(priv, reg);
834 val |= (1 << (hash % 32));
835 WRITE_REG(priv, reg, val);
836 }
837
838 } else {
4cd24eaf 839 DBG("only own mac %d\n", netdev_mc_count(ndev));
1a348ccc
AG		 840 rxf_val |= GMAC_RX_FILTER_AB;
841 }
842 WRITE_REG(priv, regGMAC_RXF_A, rxf_val);
843 /* enable RX */
844 /* FIXME: RXE(ON) */
845 RET();
846}
847
848static int bdx_set_mac(struct net_device *ndev, void *p)
849{
8f15ea42 850 struct bdx_priv *priv = netdev_priv(ndev);
1a348ccc
AG		 851 struct sockaddr *addr = p;
852
853 ENTER;
854 /*
855 if (netif_running(dev))
856 return -EBUSY
857 */
858 memcpy(ndev->dev_addr, addr->sa_data, ndev->addr_len);
859 bdx_restore_mac(ndev, priv);
860 RET(0);
861}
862
863static int bdx_read_mac(struct bdx_priv *priv)
864{
865 u16 macAddress[3], i;
866 ENTER;
867
868 macAddress[2] = READ_REG(priv, regUNC_MAC0_A);
869 macAddress[2] = READ_REG(priv, regUNC_MAC0_A);
870 macAddress[1] = READ_REG(priv, regUNC_MAC1_A);
871 macAddress[1] = READ_REG(priv, regUNC_MAC1_A);
872 macAddress[0] = READ_REG(priv, regUNC_MAC2_A);
873 macAddress[0] = READ_REG(priv, regUNC_MAC2_A);
874 for (i = 0; i < 3; i++) {
875 priv->ndev->dev_addr[i * 2 + 1] = macAddress[i];
876 priv->ndev->dev_addr[i * 2] = macAddress[i] >> 8;
877 }
878 RET(0);
879}
880
881static u64 bdx_read_l2stat(struct bdx_priv *priv, int reg)
882{
883 u64 val;
884
885 val = READ_REG(priv, reg);
886 val |= ((u64) READ_REG(priv, reg + 8)) << 32;
887 return val;
888}
889
890/*Do the statistics-update work*/
891static void bdx_update_stats(struct bdx_priv *priv)
892{
893 struct bdx_stats *stats = &priv->hw_stats;
894 u64 *stats_vector = (u64 *) stats;
895 int i;
896 int addr;
897
898 /*Fill HW structure */
899 addr = 0x7200;
900 /*First 12 statistics - 0x7200 - 0x72B0 */
901 for (i = 0; i < 12; i++) {
902 stats_vector[i] = bdx_read_l2stat(priv, addr);
903 addr += 0x10;
904 }
905 BDX_ASSERT(addr != 0x72C0);
906 /* 0x72C0-0x72E0 RSRV */
907 addr = 0x72F0;
908 for (; i < 16; i++) {
909 stats_vector[i] = bdx_read_l2stat(priv, addr);
910 addr += 0x10;
911 }
912 BDX_ASSERT(addr != 0x7330);
913 /* 0x7330-0x7360 RSRV */
914 addr = 0x7370;
915 for (; i < 19; i++) {
916 stats_vector[i] = bdx_read_l2stat(priv, addr);
917 addr += 0x10;
918 }
919 BDX_ASSERT(addr != 0x73A0);
920 /* 0x73A0-0x73B0 RSRV */
921 addr = 0x73C0;
922 for (; i < 23; i++) {
923 stats_vector[i] = bdx_read_l2stat(priv, addr);
924 addr += 0x10;
925 }
926 BDX_ASSERT(addr != 0x7400);
927 BDX_ASSERT((sizeof(struct bdx_stats) / sizeof(u64)) != i);
928}
929
1a348ccc
AG		 930static void print_rxdd(struct rxd_desc *rxdd, u32 rxd_val1, u16 len,
931 u16 rxd_vlan);
932static void print_rxfd(struct rxf_desc *rxfd);
933
934/*************************************************************************
935 * Rx DB *
936 *************************************************************************/
937
938static void bdx_rxdb_destroy(struct rxdb *db)
939{
c0feed87 940 vfree(db);
1a348ccc
AG		 941}
942
943static struct rxdb *bdx_rxdb_create(int nelem)
944{
945 struct rxdb *db;
946 int i;
947
948 db = vmalloc(sizeof(struct rxdb)
949 + (nelem * sizeof(int))
950 + (nelem * sizeof(struct rx_map)));
951 if (likely(db != NULL)) {
952 db->stack = (int *)(db + 1);
953 db->elems = (void *)(db->stack + nelem);
954 db->nelem = nelem;
955 db->top = nelem;
956 for (i = 0; i < nelem; i++)
957 db->stack[i] = nelem - i - 1; /* to make first allocs
958 close to db struct*/
959 }
960
961 return db;
962}
963
964static inline int bdx_rxdb_alloc_elem(struct rxdb *db)
965{
966 BDX_ASSERT(db->top <= 0);
967 return db->stack[--(db->top)];
968}
969
970static inline void *bdx_rxdb_addr_elem(struct rxdb *db, int n)
971{
972 BDX_ASSERT((n < 0) || (n >= db->nelem));
973 return db->elems + n;
974}
975
976static inline int bdx_rxdb_available(struct rxdb *db)
977{
978 return db->top;
979}
980
981static inline void bdx_rxdb_free_elem(struct rxdb *db, int n)
982{
983 BDX_ASSERT((n >= db->nelem) || (n < 0));
984 db->stack[(db->top)++] = n;
985}
986
987/*************************************************************************
988 * Rx Init *
989 *************************************************************************/
990
991/* bdx_rx_init - initialize RX all related HW and SW resources
992 * @priv - NIC private structure
993 *
994 * Returns 0 on success, negative value on failure
995 *
996 * It creates rxf and rxd fifos, update relevant HW registers, preallocate
997 * skb for rx. It assumes that Rx is desabled in HW
998 * funcs are grouped for better cache usage
999 *
025dfdaf 1000 * RxD fifo is smaller than RxF fifo by design. Upon high load, RxD will be
1a348ccc
AG		 1001 * filled and packets will be dropped by nic without getting into host or
1002 * cousing interrupt. Anyway, in that condition, host has no chance to proccess
1003 * all packets, but dropping in nic is cheaper, since it takes 0 cpu cycles
1004 */
1005
1006/* TBD: ensure proper packet size */
1007
1008static int bdx_rx_init(struct bdx_priv *priv)
1009{
1010 ENTER;
ddfce6bb 1011
1a348ccc
AG		 1012 if (bdx_fifo_init(priv, &priv->rxd_fifo0.m, priv->rxd_size,
1013 regRXD_CFG0_0, regRXD_CFG1_0,
1014 regRXD_RPTR_0, regRXD_WPTR_0))
1015 goto err_mem;
1016 if (bdx_fifo_init(priv, &priv->rxf_fifo0.m, priv->rxf_size,
1017 regRXF_CFG0_0, regRXF_CFG1_0,
1018 regRXF_RPTR_0, regRXF_WPTR_0))
1019 goto err_mem;
cb001a1f
JP		 1020 priv->rxdb = bdx_rxdb_create(priv->rxf_fifo0.m.memsz /
1021 sizeof(struct rxf_desc));
1022 if (!priv->rxdb)
1a348ccc
AG		 1023 goto err_mem;
1024
1025 priv->rxf_fifo0.m.pktsz = priv->ndev->mtu + VLAN_ETH_HLEN;
1026 return 0;
1027
1028err_mem:
865a21a5 1029 netdev_err(priv->ndev, "Rx init failed\n");
1a348ccc
AG		 1030 return -ENOMEM;
1031}
1032
1033/* bdx_rx_free_skbs - frees and unmaps all skbs allocated for the fifo
1034 * @priv - NIC private structure
1035 * @f - RXF fifo
1036 */
1037static void bdx_rx_free_skbs(struct bdx_priv *priv, struct rxf_fifo *f)
1038{
1039 struct rx_map *dm;
1040 struct rxdb *db = priv->rxdb;
1041 u16 i;
1042
1043 ENTER;
1044 DBG("total=%d free=%d busy=%d\n", db->nelem, bdx_rxdb_available(db),
1045 db->nelem - bdx_rxdb_available(db));
1046 while (bdx_rxdb_available(db) > 0) {
1047 i = bdx_rxdb_alloc_elem(db);
1048 dm = bdx_rxdb_addr_elem(db, i);
1049 dm->dma = 0;
1050 }
1051 for (i = 0; i < db->nelem; i++) {
1052 dm = bdx_rxdb_addr_elem(db, i);
1053 if (dm->dma) {
1054 pci_unmap_single(priv->pdev,
1055 dm->dma, f->m.pktsz,
1056 PCI_DMA_FROMDEVICE);
1057 dev_kfree_skb(dm->skb);
1058 }
1059 }
1060}
1061
1062/* bdx_rx_free - release all Rx resources
1063 * @priv - NIC private structure
1064 * It assumes that Rx is desabled in HW
1065 */
1066static void bdx_rx_free(struct bdx_priv *priv)
1067{
1068 ENTER;
1069 if (priv->rxdb) {
1070 bdx_rx_free_skbs(priv, &priv->rxf_fifo0);
1071 bdx_rxdb_destroy(priv->rxdb);
1072 priv->rxdb = NULL;
1073 }
1074 bdx_fifo_free(priv, &priv->rxf_fifo0.m);
1075 bdx_fifo_free(priv, &priv->rxd_fifo0.m);
1076
1077 RET();
1078}
1079
1080/*************************************************************************
1081 * Rx Engine *
1082 *************************************************************************/
1083
1084/* bdx_rx_alloc_skbs - fill rxf fifo with new skbs
1085 * @priv - nic's private structure
1086 * @f - RXF fifo that needs skbs
1087 * It allocates skbs, build rxf descs and push it (rxf descr) into rxf fifo.
1088 * skb's virtual and physical addresses are stored in skb db.
1089 * To calculate free space, func uses cached values of RPTR and WPTR
1090 * When needed, it also updates RPTR and WPTR.
1091 */
1092
1093/* TBD: do not update WPTR if no desc were written */
1094
1095static void bdx_rx_alloc_skbs(struct bdx_priv *priv, struct rxf_fifo *f)
1096{
1097 struct sk_buff *skb;
1098 struct rxf_desc *rxfd;
1099 struct rx_map *dm;
1100 int dno, delta, idx;
1101 struct rxdb *db = priv->rxdb;
1102
1103 ENTER;
1104 dno = bdx_rxdb_available(db) - 1;
1105 while (dno > 0) {
cb001a1f
JP		 1106 skb = dev_alloc_skb(f->m.pktsz + NET_IP_ALIGN);
1107 if (!skb) {
865a21a5 1108 pr_err("NO MEM: dev_alloc_skb failed\n");
1a348ccc
AG		 1109 break;
1110 }
1111 skb->dev = priv->ndev;
1112 skb_reserve(skb, NET_IP_ALIGN);
1113
1114 idx = bdx_rxdb_alloc_elem(db);
1115 dm = bdx_rxdb_addr_elem(db, idx);
1116 dm->dma = pci_map_single(priv->pdev,
1117 skb->data, f->m.pktsz,
1118 PCI_DMA_FROMDEVICE);
1119 dm->skb = skb;
1120 rxfd = (struct rxf_desc *)(f->m.va + f->m.wptr);
1121 rxfd->info = CPU_CHIP_SWAP32(0x10003); /* INFO=1 BC=3 */
1122 rxfd->va_lo = idx;
1123 rxfd->pa_lo = CPU_CHIP_SWAP32(L32_64(dm->dma));
1124 rxfd->pa_hi = CPU_CHIP_SWAP32(H32_64(dm->dma));
1125 rxfd->len = CPU_CHIP_SWAP32(f->m.pktsz);
1126 print_rxfd(rxfd);
1127
1128 f->m.wptr += sizeof(struct rxf_desc);
1129 delta = f->m.wptr - f->m.memsz;
1130 if (unlikely(delta >= 0)) {
1131 f->m.wptr = delta;
1132 if (delta > 0) {
1133 memcpy(f->m.va, f->m.va + f->m.memsz, delta);
1134 DBG("wrapped descriptor\n");
1135 }
1136 }
1137 dno--;
1138 }
1139 /*TBD: to do - delayed rxf wptr like in txd */
1140 WRITE_REG(priv, f->m.reg_WPTR, f->m.wptr & TXF_WPTR_WR_PTR);
1141 RET();
1142}
1143
1144static inline void
1145NETIF_RX_MUX(struct bdx_priv *priv, u32 rxd_val1, u16 rxd_vlan,
1146 struct sk_buff *skb)
1147{
1148 ENTER;
1149 DBG("rxdd->flags.bits.vtag=%d vlgrp=%p\n", GET_RXD_VTAG(rxd_val1),
1150 priv->vlgrp);
1151 if (priv->vlgrp && GET_RXD_VTAG(rxd_val1)) {
1152 DBG("%s: vlan rcv vlan '%x' vtag '%x', device name '%s'\n",
1153 priv->ndev->name,
1154 GET_RXD_VLAN_ID(rxd_vlan),
1155 GET_RXD_VTAG(rxd_val1),
1156 vlan_group_get_device(priv->vlgrp,
1157 GET_RXD_VLAN_ID(rxd_vlan))->name);
1158 /* NAPI variant of receive functions */
1159 vlan_hwaccel_receive_skb(skb, priv->vlgrp,
38b22195 1160 GET_RXD_VLAN_TCI(rxd_vlan));
1a348ccc
AG		 1161 } else {
1162 netif_receive_skb(skb);
1163 }
1164}
1165
1166static void bdx_recycle_skb(struct bdx_priv *priv, struct rxd_desc *rxdd)
1167{
1168 struct rxf_desc *rxfd;
1169 struct rx_map *dm;
1170 struct rxf_fifo *f;
1171 struct rxdb *db;
1172 struct sk_buff *skb;
1173 int delta;
1174
1175 ENTER;
1176 DBG("priv=%p rxdd=%p\n", priv, rxdd);
1177 f = &priv->rxf_fifo0;
1178 db = priv->rxdb;
1179 DBG("db=%p f=%p\n", db, f);
1180 dm = bdx_rxdb_addr_elem(db, rxdd->va_lo);
1181 DBG("dm=%p\n", dm);
1182 skb = dm->skb;
1183 rxfd = (struct rxf_desc *)(f->m.va + f->m.wptr);
1184 rxfd->info = CPU_CHIP_SWAP32(0x10003); /* INFO=1 BC=3 */
1185 rxfd->va_lo = rxdd->va_lo;
1186 rxfd->pa_lo = CPU_CHIP_SWAP32(L32_64(dm->dma));
1187 rxfd->pa_hi = CPU_CHIP_SWAP32(H32_64(dm->dma));
1188 rxfd->len = CPU_CHIP_SWAP32(f->m.pktsz);
1189 print_rxfd(rxfd);
1190
1191 f->m.wptr += sizeof(struct rxf_desc);
1192 delta = f->m.wptr - f->m.memsz;
1193 if (unlikely(delta >= 0)) {
1194 f->m.wptr = delta;
1195 if (delta > 0) {
1196 memcpy(f->m.va, f->m.va + f->m.memsz, delta);
1197 DBG("wrapped descriptor\n");
1198 }
1199 }
1200 RET();
1201}
1202
1203/* bdx_rx_receive - recieves full packets from RXD fifo and pass them to OS
1204 * NOTE: a special treatment is given to non-continous descriptors
1205 * that start near the end, wraps around and continue at the beginning. a second
1206 * part is copied right after the first, and then descriptor is interpreted as
1207 * normal. fifo has an extra space to allow such operations
1208 * @priv - nic's private structure
1209 * @f - RXF fifo that needs skbs
1210 */
1211
1212/* TBD: replace memcpy func call by explicite inline asm */
1213
1214static int bdx_rx_receive(struct bdx_priv *priv, struct rxd_fifo *f, int budget)
1215{
0add79e3 1216 struct net_device *ndev = priv->ndev;
1a348ccc
AG		 1217 struct sk_buff *skb, *skb2;
1218 struct rxd_desc *rxdd;
1219 struct rx_map *dm;
1220 struct rxf_fifo *rxf_fifo;
1221 int tmp_len, size;
1222 int done = 0;
1223 int max_done = BDX_MAX_RX_DONE;
1224 struct rxdb *db = NULL;
1225 /* Unmarshalled descriptor - copy of descriptor in host order */
1226 u32 rxd_val1;
1227 u16 len;
1228 u16 rxd_vlan;
1229
1230 ENTER;
1231 max_done = budget;
1232
1a348ccc
AG		 1233 f->m.wptr = READ_REG(priv, f->m.reg_WPTR) & TXF_WPTR_WR_PTR;
1234
1235 size = f->m.wptr - f->m.rptr;
1236 if (size < 0)
1237 size = f->m.memsz + size; /* size is negative :-) */
1238
1239 while (size > 0) {
1240
1241 rxdd = (struct rxd_desc *)(f->m.va + f->m.rptr);
1242 rxd_val1 = CPU_CHIP_SWAP32(rxdd->rxd_val1);
1243
1244 len = CPU_CHIP_SWAP16(rxdd->len);
1245
1246 rxd_vlan = CPU_CHIP_SWAP16(rxdd->rxd_vlan);
1247
1248 print_rxdd(rxdd, rxd_val1, len, rxd_vlan);
1249
1250 tmp_len = GET_RXD_BC(rxd_val1) << 3;
1251 BDX_ASSERT(tmp_len <= 0);
1252 size -= tmp_len;
1253 if (size < 0) /* test for partially arrived descriptor */
1254 break;
1255
1256 f->m.rptr += tmp_len;
1257
1258 tmp_len = f->m.rptr - f->m.memsz;
1259 if (unlikely(tmp_len >= 0)) {
1260 f->m.rptr = tmp_len;
1261 if (tmp_len > 0) {
1262 DBG("wrapped desc rptr=%d tmp_len=%d\n",
1263 f->m.rptr, tmp_len);
1264 memcpy(f->m.va + f->m.memsz, f->m.va, tmp_len);
1265 }
1266 }
1267
1268 if (unlikely(GET_RXD_ERR(rxd_val1))) {
1269 DBG("rxd_err = 0x%x\n", GET_RXD_ERR(rxd_val1));
0add79e3 1270 ndev->stats.rx_errors++;
1a348ccc
AG		 1271 bdx_recycle_skb(priv, rxdd);
1272 continue;
1273 }
1274
1275 rxf_fifo = &priv->rxf_fifo0;
1276 db = priv->rxdb;
1277 dm = bdx_rxdb_addr_elem(db, rxdd->va_lo);
1278 skb = dm->skb;
1279
1280 if (len < BDX_COPYBREAK &&
1281 (skb2 = dev_alloc_skb(len + NET_IP_ALIGN))) {
1282 skb_reserve(skb2, NET_IP_ALIGN);
1283 /*skb_put(skb2, len); */
1284 pci_dma_sync_single_for_cpu(priv->pdev,
1285 dm->dma, rxf_fifo->m.pktsz,
1286 PCI_DMA_FROMDEVICE);
1287 memcpy(skb2->data, skb->data, len);
1288 bdx_recycle_skb(priv, rxdd);
1289 skb = skb2;
1290 } else {
1291 pci_unmap_single(priv->pdev,
1292 dm->dma, rxf_fifo->m.pktsz,
1293 PCI_DMA_FROMDEVICE);
1294 bdx_rxdb_free_elem(db, rxdd->va_lo);
1295 }
1296
0add79e3 1297 ndev->stats.rx_bytes += len;
1a348ccc
AG		 1298
1299 skb_put(skb, len);
1a348ccc 1300 skb->ip_summed = CHECKSUM_UNNECESSARY;
0add79e3 1301 skb->protocol = eth_type_trans(skb, ndev);
1a348ccc
AG		 1302
1303 /* Non-IP packets aren't checksum-offloaded */
1304 if (GET_RXD_PKT_ID(rxd_val1) == 0)
1305 skb->ip_summed = CHECKSUM_NONE;
1306
1307 NETIF_RX_MUX(priv, rxd_val1, rxd_vlan, skb);
1308
1309 if (++done >= max_done)
1310 break;
1311 }
1312
0add79e3 1313 ndev->stats.rx_packets += done;
1a348ccc
AG		 1314
1315 /* FIXME: do smth to minimize pci accesses */
1316 WRITE_REG(priv, f->m.reg_RPTR, f->m.rptr & TXF_WPTR_WR_PTR);
1317
1318 bdx_rx_alloc_skbs(priv, &priv->rxf_fifo0);
1319
1320 RET(done);
1321}
1322
1323/*************************************************************************
1324 * Debug / Temprorary Code *
1325 *************************************************************************/
1326static void print_rxdd(struct rxd_desc *rxdd, u32 rxd_val1, u16 len,
1327 u16 rxd_vlan)
1328{
865a21a5 1329 DBG("ERROR: rxdd bc %d rxfq %d to %d type %d err %d rxp %d pkt_id %d vtag %d len %d vlan_id %d cfi %d prio %d va_lo %d va_hi %d\n",
1a348ccc
AG		 1330 GET_RXD_BC(rxd_val1), GET_RXD_RXFQ(rxd_val1), GET_RXD_TO(rxd_val1),
1331 GET_RXD_TYPE(rxd_val1), GET_RXD_ERR(rxd_val1),
1332 GET_RXD_RXP(rxd_val1), GET_RXD_PKT_ID(rxd_val1),
1333 GET_RXD_VTAG(rxd_val1), len, GET_RXD_VLAN_ID(rxd_vlan),
1334 GET_RXD_CFI(rxd_vlan), GET_RXD_PRIO(rxd_vlan), rxdd->va_lo,
1335 rxdd->va_hi);
1336}
1337
1338static void print_rxfd(struct rxf_desc *rxfd)
1339{
1340 DBG("=== RxF desc CHIP ORDER/ENDIANESS =============\n"
1341 "info 0x%x va_lo %u pa_lo 0x%x pa_hi 0x%x len 0x%x\n",
1342 rxfd->info, rxfd->va_lo, rxfd->pa_lo, rxfd->pa_hi, rxfd->len);
1343}
1344
1345/*
1346 * TX HW/SW interaction overview
1347 * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1348 * There are 2 types of TX communication channels betwean driver and NIC.
1349 * 1) TX Free Fifo - TXF - holds ack descriptors for sent packets
1350 * 2) TX Data Fifo - TXD - holds descriptors of full buffers.
1351 *
1352 * Currently NIC supports TSO, checksuming and gather DMA
1353 * UFO and IP fragmentation is on the way
1354 *
1355 * RX SW Data Structures
1356 * ~~~~~~~~~~~~~~~~~~~~~
1357 * txdb - used to keep track of all skbs owned by SW and their dma addresses.
1358 * For TX case, ownership lasts from geting packet via hard_xmit and until HW
1359 * acknowledges sent by TXF descriptors.
1360 * Implemented as cyclic buffer.
1361 * fifo - keeps info about fifo's size and location, relevant HW registers,
1362 * usage and skb db. Each RXD and RXF Fifo has its own fifo structure.
1363 * Implemented as simple struct.
1364 *
1365 * TX SW Execution Flow
1366 * ~~~~~~~~~~~~~~~~~~~~
1367 * OS calls driver's hard_xmit method with packet to sent.
1368 * Driver creates DMA mappings, builds TXD descriptors and kicks HW
1369 * by updating TXD WPTR.
1370 * When packet is sent, HW write us TXF descriptor and SW frees original skb.
1371 * To prevent TXD fifo overflow without reading HW registers every time,
1372 * SW deploys "tx level" technique.
1373 * Upon strart up, tx level is initialized to TXD fifo length.
1374 * For every sent packet, SW gets its TXD descriptor sizei
1375 * (from precalculated array) and substructs it from tx level.
1376 * The size is also stored in txdb. When TXF ack arrives, SW fetch size of
1377 * original TXD descriptor from txdb and adds it to tx level.
1378 * When Tx level drops under some predefined treshhold, the driver
1379 * stops the TX queue. When TX level rises above that level,
1380 * the tx queue is enabled again.
1381 *
1382 * This technique avoids eccessive reading of RPTR and WPTR registers.
1383 * As our benchmarks shows, it adds 1.5 Gbit/sec to NIS's throuput.
1384 */
1385
1386/*************************************************************************
1387 * Tx DB *
1388 *************************************************************************/
1389static inline int bdx_tx_db_size(struct txdb *db)
1390{
1391 int taken = db->wptr - db->rptr;
1392 if (taken < 0)
1393 taken = db->size + 1 + taken; /* (size + 1) equals memsz */
1394
1395 return db->size - taken;
1396}
1397
1398/* __bdx_tx_ptr_next - helper function, increment read/write pointer + wrap
1399 * @d - tx data base
1400 * @ptr - read or write pointer
1401 */
1402static inline void __bdx_tx_db_ptr_next(struct txdb *db, struct tx_map **pptr)
1403{
1404 BDX_ASSERT(db == NULL || pptr == NULL); /* sanity */
1405
1406 BDX_ASSERT(*pptr != db->rptr && /* expect either read */
1407 *pptr != db->wptr); /* or write pointer */
1408
1409 BDX_ASSERT(*pptr < db->start || /* pointer has to be */
1410 *pptr >= db->end); /* in range */
1411
1412 ++*pptr;
1413 if (unlikely(*pptr == db->end))
1414 *pptr = db->start;
1415}
1416
1417/* bdx_tx_db_inc_rptr - increment read pointer
1418 * @d - tx data base
1419 */
1420static inline void bdx_tx_db_inc_rptr(struct txdb *db)
1421{
1422 BDX_ASSERT(db->rptr == db->wptr); /* can't read from empty db */
1423 __bdx_tx_db_ptr_next(db, &db->rptr);
1424}
1425
1426/* bdx_tx_db_inc_rptr - increment write pointer
1427 * @d - tx data base
1428 */
1429static inline void bdx_tx_db_inc_wptr(struct txdb *db)
1430{
1431 __bdx_tx_db_ptr_next(db, &db->wptr);
1432 BDX_ASSERT(db->rptr == db->wptr); /* we can not get empty db as
1433 a result of write */
1434}
1435
1436/* bdx_tx_db_init - creates and initializes tx db
1437 * @d - tx data base
1438 * @sz_type - size of tx fifo
1439 * Returns 0 on success, error code otherwise
1440 */
1441static int bdx_tx_db_init(struct txdb *d, int sz_type)
1442{
1443 int memsz = FIFO_SIZE * (1 << (sz_type + 1));
1444
1445 d->start = vmalloc(memsz);
1446 if (!d->start)
1447 return -ENOMEM;
1448
1449 /*
1450 * In order to differentiate between db is empty and db is full
1451 * states at least one element should always be empty in order to
1452 * avoid rptr == wptr which means db is empty
1453 */
1454 d->size = memsz / sizeof(struct tx_map) - 1;
1455 d->end = d->start + d->size + 1; /* just after last element */
1456
1457 /* all dbs are created equally empty */
1458 d->rptr = d->start;
1459 d->wptr = d->start;
1460
1461 return 0;
1462}
1463
1464/* bdx_tx_db_close - closes tx db and frees all memory
1465 * @d - tx data base
1466 */
1467static void bdx_tx_db_close(struct txdb *d)
1468{
1469 BDX_ASSERT(d == NULL);
1470
c0feed87
F		 1471 vfree(d->start);
1472 d->start = NULL;
1a348ccc
AG		 1473}
1474
1475/*************************************************************************
1476 * Tx Engine *
1477 *************************************************************************/
1478
1479/* sizes of tx desc (including padding if needed) as function
1480 * of skb's frag number */
1481static struct {
1482 u16 bytes;
1483 u16 qwords; /* qword = 64 bit */
1484} txd_sizes[MAX_SKB_FRAGS + 1];
1485
1486/* txdb_map_skb - creates and stores dma mappings for skb's data blocks
1487 * @priv - NIC private structure
1488 * @skb - socket buffer to map
1489 *
1490 * It makes dma mappings for skb's data blocks and writes them to PBL of
1491 * new tx descriptor. It also stores them in the tx db, so they could be
1492 * unmaped after data was sent. It is reponsibility of a caller to make
1493 * sure that there is enough space in the tx db. Last element holds pointer
1494 * to skb itself and marked with zero length
1495 */
1496static inline void
1497bdx_tx_map_skb(struct bdx_priv *priv, struct sk_buff *skb,
1498 struct txd_desc *txdd)
1499{
1500 struct txdb *db = &priv->txdb;
1501 struct pbl *pbl = &txdd->pbl[0];
1502 int nr_frags = skb_shinfo(skb)->nr_frags;
1503 int i;
1504
e743d313 1505 db->wptr->len = skb_headlen(skb);
1a348ccc
AG		 1506 db->wptr->addr.dma = pci_map_single(priv->pdev, skb->data,
1507 db->wptr->len, PCI_DMA_TODEVICE);
1508 pbl->len = CPU_CHIP_SWAP32(db->wptr->len);
1509 pbl->pa_lo = CPU_CHIP_SWAP32(L32_64(db->wptr->addr.dma));
1510 pbl->pa_hi = CPU_CHIP_SWAP32(H32_64(db->wptr->addr.dma));
1511 DBG("=== pbl len: 0x%x ================\n", pbl->len);
1512 DBG("=== pbl pa_lo: 0x%x ================\n", pbl->pa_lo);
1513 DBG("=== pbl pa_hi: 0x%x ================\n", pbl->pa_hi);
1514 bdx_tx_db_inc_wptr(db);
1515
1516 for (i = 0; i < nr_frags; i++) {
1517 struct skb_frag_struct *frag;
1518
1519 frag = &skb_shinfo(skb)->frags[i];
1520 db->wptr->len = frag->size;
1521 db->wptr->addr.dma =
1522 pci_map_page(priv->pdev, frag->page, frag->page_offset,
1523 frag->size, PCI_DMA_TODEVICE);
1524
1525 pbl++;
1526 pbl->len = CPU_CHIP_SWAP32(db->wptr->len);
1527 pbl->pa_lo = CPU_CHIP_SWAP32(L32_64(db->wptr->addr.dma));
1528 pbl->pa_hi = CPU_CHIP_SWAP32(H32_64(db->wptr->addr.dma));
1529 bdx_tx_db_inc_wptr(db);
1530 }
1531
1532 /* add skb clean up info. */
1533 db->wptr->len = -txd_sizes[nr_frags].bytes;
1534 db->wptr->addr.skb = skb;
1535 bdx_tx_db_inc_wptr(db);
1536}
1537
1538/* init_txd_sizes - precalculate sizes of descriptors for skbs up to 16 frags
1539 * number of frags is used as index to fetch correct descriptors size,
1540 * instead of calculating it each time */
1541static void __init init_txd_sizes(void)
1542{
1543 int i, lwords;
1544
1545 /* 7 - is number of lwords in txd with one phys buffer
1546 * 3 - is number of lwords used for every additional phys buffer */
1547 for (i = 0; i < MAX_SKB_FRAGS + 1; i++) {
1548 lwords = 7 + (i * 3);
1549 if (lwords & 1)
1550 lwords++; /* pad it with 1 lword */
1551 txd_sizes[i].qwords = lwords >> 1;
1552 txd_sizes[i].bytes = lwords << 2;
1553 }
1554}
1555
1556/* bdx_tx_init - initialize all Tx related stuff.
1557 * Namely, TXD and TXF fifos, database etc */
1558static int bdx_tx_init(struct bdx_priv *priv)
1559{
1560 if (bdx_fifo_init(priv, &priv->txd_fifo0.m, priv->txd_size,
1561 regTXD_CFG0_0,
1562 regTXD_CFG1_0, regTXD_RPTR_0, regTXD_WPTR_0))
1563 goto err_mem;
1564 if (bdx_fifo_init(priv, &priv->txf_fifo0.m, priv->txf_size,
1565 regTXF_CFG0_0,
1566 regTXF_CFG1_0, regTXF_RPTR_0, regTXF_WPTR_0))
1567 goto err_mem;
1568
1569 /* The TX db has to keep mappings for all packets sent (on TxD)
1570 * and not yet reclaimed (on TxF) */
1571 if (bdx_tx_db_init(&priv->txdb, max(priv->txd_size, priv->txf_size)))
1572 goto err_mem;
1573
1574 priv->tx_level = BDX_MAX_TX_LEVEL;
1575#ifdef BDX_DELAY_WPTR
1576 priv->tx_update_mark = priv->tx_level - 1024;
1577#endif
1578 return 0;
1579
1580err_mem:
865a21a5 1581 netdev_err(priv->ndev, "Tx init failed\n");
1a348ccc
AG		 1582 return -ENOMEM;
1583}
1584
1585/*
1586 * bdx_tx_space - calculates avalable space in TX fifo
1587 * @priv - NIC private structure
1588 * Returns avaliable space in TX fifo in bytes
1589 */
1590static inline int bdx_tx_space(struct bdx_priv *priv)
1591{
1592 struct txd_fifo *f = &priv->txd_fifo0;
1593 int fsize;
1594
1595 f->m.rptr = READ_REG(priv, f->m.reg_RPTR) & TXF_WPTR_WR_PTR;
1596 fsize = f->m.rptr - f->m.wptr;
1597 if (fsize <= 0)
1598 fsize = f->m.memsz + fsize;
249658d5 1599 return fsize;
1a348ccc
AG		 1600}
1601
1602/* bdx_tx_transmit - send packet to NIC
1603 * @skb - packet to send
1604 * ndev - network device assigned to NIC
1605 * Return codes:
1606 * o NETDEV_TX_OK everything ok.
1607 * o NETDEV_TX_BUSY Cannot transmit packet, try later
1608 * Usually a bug, means queue start/stop flow control is broken in
1609 * the driver. Note: the driver must NOT put the skb in its DMA ring.
1610 * o NETDEV_TX_LOCKED Locking failed, please retry quickly.
1611 */
61357325
SH		 1612static netdev_tx_t bdx_tx_transmit(struct sk_buff *skb,
1613 struct net_device *ndev)
1a348ccc 1614{
8f15ea42 1615 struct bdx_priv *priv = netdev_priv(ndev);
1a348ccc
AG		 1616 struct txd_fifo *f = &priv->txd_fifo0;
1617 int txd_checksum = 7; /* full checksum */
1618 int txd_lgsnd = 0;
1619 int txd_vlan_id = 0;
1620 int txd_vtag = 0;
1621 int txd_mss = 0;
1622
1623 int nr_frags = skb_shinfo(skb)->nr_frags;
1624 struct txd_desc *txdd;
1625 int len;
1626 unsigned long flags;
1627
1628 ENTER;
1629 local_irq_save(flags);
1630 if (!spin_trylock(&priv->tx_lock)) {
1631 local_irq_restore(flags);
1632 DBG("%s[%s]: TX locked, returning NETDEV_TX_LOCKED\n",
1633 BDX_DRV_NAME, ndev->name);
1634 return NETDEV_TX_LOCKED;
1635 }
1636
1637 /* build tx descriptor */
1638 BDX_ASSERT(f->m.wptr >= f->m.memsz); /* started with valid wptr */
1639 txdd = (struct txd_desc *)(f->m.va + f->m.wptr);
1640 if (unlikely(skb->ip_summed != CHECKSUM_PARTIAL))
1641 txd_checksum = 0;
1642
1643 if (skb_shinfo(skb)->gso_size) {
1644 txd_mss = skb_shinfo(skb)->gso_size;
1645 txd_lgsnd = 1;
1646 DBG("skb %p skb len %d gso size = %d\n", skb, skb->len,
1647 txd_mss);
1648 }
1649
1650 if (vlan_tx_tag_present(skb)) {
1651 /*Cut VLAN ID to 12 bits */
1652 txd_vlan_id = vlan_tx_tag_get(skb) & BITS_MASK(12);
1653 txd_vtag = 1;
1654 }
1655
1656 txdd->length = CPU_CHIP_SWAP16(skb->len);
1657 txdd->mss = CPU_CHIP_SWAP16(txd_mss);
1658 txdd->txd_val1 =
1659 CPU_CHIP_SWAP32(TXD_W1_VAL
1660 (txd_sizes[nr_frags].qwords, txd_checksum, txd_vtag,
1661 txd_lgsnd, txd_vlan_id));
1662 DBG("=== TxD desc =====================\n");
1663 DBG("=== w1: 0x%x ================\n", txdd->txd_val1);
1664 DBG("=== w2: mss 0x%x len 0x%x\n", txdd->mss, txdd->length);
1665
1666 bdx_tx_map_skb(priv, skb, txdd);
1667
1668 /* increment TXD write pointer. In case of
1669 fifo wrapping copy reminder of the descriptor
1670 to the beginning */
1671 f->m.wptr += txd_sizes[nr_frags].bytes;
1672 len = f->m.wptr - f->m.memsz;
1673 if (unlikely(len >= 0)) {
1674 f->m.wptr = len;
1675 if (len > 0) {
1676 BDX_ASSERT(len > f->m.memsz);
1677 memcpy(f->m.va, f->m.va + f->m.memsz, len);
1678 }
1679 }
1680 BDX_ASSERT(f->m.wptr >= f->m.memsz); /* finished with valid wptr */
1681
1682 priv->tx_level -= txd_sizes[nr_frags].bytes;
1683 BDX_ASSERT(priv->tx_level <= 0 || priv->tx_level > BDX_MAX_TX_LEVEL);
1684#ifdef BDX_DELAY_WPTR
1685 if (priv->tx_level > priv->tx_update_mark) {
1686 /* Force memory writes to complete before letting h/w
1687 know there are new descriptors to fetch.
1688 (might be needed on platforms like IA64)
1689 wmb(); */
1690 WRITE_REG(priv, f->m.reg_WPTR, f->m.wptr & TXF_WPTR_WR_PTR);
1691 } else {
1692 if (priv->tx_noupd++ > BDX_NO_UPD_PACKETS) {
1693 priv->tx_noupd = 0;
1694 WRITE_REG(priv, f->m.reg_WPTR,
1695 f->m.wptr & TXF_WPTR_WR_PTR);
1696 }
1697 }
1698#else
1699 /* Force memory writes to complete before letting h/w
1700 know there are new descriptors to fetch.
1701 (might be needed on platforms like IA64)
1702 wmb(); */
1703 WRITE_REG(priv, f->m.reg_WPTR, f->m.wptr & TXF_WPTR_WR_PTR);
1704
1705#endif
28679751
ED		 1706#ifdef BDX_LLTX
1707 ndev->trans_start = jiffies; /* NETIF_F_LLTX driver :( */
1708#endif
0add79e3
TK		 1709 ndev->stats.tx_packets++;
1710 ndev->stats.tx_bytes += skb->len;
1a348ccc
AG		 1711
1712 if (priv->tx_level < BDX_MIN_TX_LEVEL) {
1713 DBG("%s: %s: TX Q STOP level %d\n",
1714 BDX_DRV_NAME, ndev->name, priv->tx_level);
1715 netif_stop_queue(ndev);
1716 }
1717
1718 spin_unlock_irqrestore(&priv->tx_lock, flags);
1719 return NETDEV_TX_OK;
1720}
1721
1722/* bdx_tx_cleanup - clean TXF fifo, run in the context of IRQ.
1723 * @priv - bdx adapter
1724 * It scans TXF fifo for descriptors, frees DMA mappings and reports to OS
1725 * that those packets were sent
1726 */
1727static void bdx_tx_cleanup(struct bdx_priv *priv)
1728{
1729 struct txf_fifo *f = &priv->txf_fifo0;
1730 struct txdb *db = &priv->txdb;
1731 int tx_level = 0;
1732
1733 ENTER;
1734 f->m.wptr = READ_REG(priv, f->m.reg_WPTR) & TXF_WPTR_MASK;
1735 BDX_ASSERT(f->m.rptr >= f->m.memsz); /* started with valid rptr */
1736
1737 while (f->m.wptr != f->m.rptr) {
1738 f->m.rptr += BDX_TXF_DESC_SZ;
1739 f->m.rptr &= f->m.size_mask;
1740
1741 /* unmap all the fragments */
1742 /* first has to come tx_maps containing dma */
1743 BDX_ASSERT(db->rptr->len == 0);
1744 do {
1745 BDX_ASSERT(db->rptr->addr.dma == 0);
1746 pci_unmap_page(priv->pdev, db->rptr->addr.dma,
1747 db->rptr->len, PCI_DMA_TODEVICE);
1748 bdx_tx_db_inc_rptr(db);
1749 } while (db->rptr->len > 0);
1750 tx_level -= db->rptr->len; /* '-' koz len is negative */
1751
1752 /* now should come skb pointer - free it */
1a348ccc
AG		 1753 dev_kfree_skb_irq(db->rptr->addr.skb);
1754 bdx_tx_db_inc_rptr(db);
1755 }
1756
1757 /* let h/w know which TXF descriptors were cleaned */
1758 BDX_ASSERT((f->m.wptr & TXF_WPTR_WR_PTR) >= f->m.memsz);
1759 WRITE_REG(priv, f->m.reg_RPTR, f->m.rptr & TXF_WPTR_WR_PTR);
1760
1761 /* We reclaimed resources, so in case the Q is stopped by xmit callback,
1762 * we resume the transmition and use tx_lock to synchronize with xmit.*/
1763 spin_lock(&priv->tx_lock);
1764 priv->tx_level += tx_level;
1765 BDX_ASSERT(priv->tx_level <= 0 || priv->tx_level > BDX_MAX_TX_LEVEL);
1766#ifdef BDX_DELAY_WPTR
1767 if (priv->tx_noupd) {
1768 priv->tx_noupd = 0;
1769 WRITE_REG(priv, priv->txd_fifo0.m.reg_WPTR,
1770 priv->txd_fifo0.m.wptr & TXF_WPTR_WR_PTR);
1771 }
1772#endif
1773
8e95a202
JP		 1774 if (unlikely(netif_queue_stopped(priv->ndev) &&
1775 netif_carrier_ok(priv->ndev) &&
1776 (priv->tx_level >= BDX_MIN_TX_LEVEL))) {
1a348ccc
AG		 1777 DBG("%s: %s: TX Q WAKE level %d\n",
1778 BDX_DRV_NAME, priv->ndev->name, priv->tx_level);
1779 netif_wake_queue(priv->ndev);
1780 }
1781 spin_unlock(&priv->tx_lock);
1782}
1783
1784/* bdx_tx_free_skbs - frees all skbs from TXD fifo.
1785 * It gets called when OS stops this dev, eg upon "ifconfig down" or rmmod
1786 */
1787static void bdx_tx_free_skbs(struct bdx_priv *priv)
1788{
1789 struct txdb *db = &priv->txdb;
1790
1791 ENTER;
1792 while (db->rptr != db->wptr) {
1793 if (likely(db->rptr->len))
1794 pci_unmap_page(priv->pdev, db->rptr->addr.dma,
1795 db->rptr->len, PCI_DMA_TODEVICE);
1796 else
1797 dev_kfree_skb(db->rptr->addr.skb);
1798 bdx_tx_db_inc_rptr(db);
1799 }
1800 RET();
1801}
1802
1803/* bdx_tx_free - frees all Tx resources */
1804static void bdx_tx_free(struct bdx_priv *priv)
1805{
1806 ENTER;
1807 bdx_tx_free_skbs(priv);
1808 bdx_fifo_free(priv, &priv->txd_fifo0.m);
1809 bdx_fifo_free(priv, &priv->txf_fifo0.m);
1810 bdx_tx_db_close(&priv->txdb);
1811}
1812
1813/* bdx_tx_push_desc - push descriptor to TxD fifo
1814 * @priv - NIC private structure
1815 * @data - desc's data
1816 * @size - desc's size
1817 *
1818 * Pushes desc to TxD fifo and overlaps it if needed.
1819 * NOTE: this func does not check for available space. this is responsibility
025dfdaf 1820 * of the caller. Neither does it check that data size is smaller than
1a348ccc
AG		 1821 * fifo size.
1822 */
1823static void bdx_tx_push_desc(struct bdx_priv *priv, void *data, int size)
1824{
1825 struct txd_fifo *f = &priv->txd_fifo0;
1826 int i = f->m.memsz - f->m.wptr;
1827
1828 if (size == 0)
1829 return;
1830
1831 if (i > size) {
1832 memcpy(f->m.va + f->m.wptr, data, size);
1833 f->m.wptr += size;
1834 } else {
1835 memcpy(f->m.va + f->m.wptr, data, i);
1836 f->m.wptr = size - i;
1837 memcpy(f->m.va, data + i, f->m.wptr);
1838 }
1839 WRITE_REG(priv, f->m.reg_WPTR, f->m.wptr & TXF_WPTR_WR_PTR);
1840}
1841
1842/* bdx_tx_push_desc_safe - push descriptor to TxD fifo in a safe way
1843 * @priv - NIC private structure
1844 * @data - desc's data
1845 * @size - desc's size
1846 *
3ad2f3fb 1847 * NOTE: this func does check for available space and, if necessary, waits for
1a348ccc
AG		 1848 * NIC to read existing data before writing new one.
1849 */
1850static void bdx_tx_push_desc_safe(struct bdx_priv *priv, void *data, int size)
1851{
1852 int timer = 0;
1853 ENTER;
1854
1855 while (size > 0) {
1856 /* we substruct 8 because when fifo is full rptr == wptr
1857 which also means that fifo is empty, we can understand
1858 the difference, but could hw do the same ??? :) */
1859 int avail = bdx_tx_space(priv) - 8;
1860 if (avail <= 0) {
1861 if (timer++ > 300) { /* prevent endless loop */
1862 DBG("timeout while writing desc to TxD fifo\n");
1863 break;
1864 }
1865 udelay(50); /* give hw a chance to clean fifo */
1866 continue;
1867 }
df7641af 1868 avail = min(avail, size);
1a348ccc
AG		 1869 DBG("about to push %d bytes starting %p size %d\n", avail,
1870 data, size);
1871 bdx_tx_push_desc(priv, data, avail);
1872 size -= avail;
1873 data += avail;
1874 }
1875 RET();
1876}
1877
2f30b1f6
SH		 1878static const struct net_device_ops bdx_netdev_ops = {
1879 .ndo_open = bdx_open,
1880 .ndo_stop = bdx_close,
1881 .ndo_start_xmit = bdx_tx_transmit,
1882 .ndo_validate_addr = eth_validate_addr,
1883 .ndo_do_ioctl = bdx_ioctl,
1884 .ndo_set_multicast_list = bdx_setmulti,
2f30b1f6
SH		 1885 .ndo_change_mtu = bdx_change_mtu,
1886 .ndo_set_mac_address = bdx_set_mac,
1887 .ndo_vlan_rx_register = bdx_vlan_rx_register,
1888 .ndo_vlan_rx_add_vid = bdx_vlan_rx_add_vid,
1889 .ndo_vlan_rx_kill_vid = bdx_vlan_rx_kill_vid,
1890};
1891
1a348ccc
AG		 1892/**
1893 * bdx_probe - Device Initialization Routine
1894 * @pdev: PCI device information struct
1895 * @ent: entry in bdx_pci_tbl
1896 *
1897 * Returns 0 on success, negative on failure
1898 *
1899 * bdx_probe initializes an adapter identified by a pci_dev structure.
1900 * The OS initialization, configuring of the adapter private structure,
1901 * and a hardware reset occur.
1902 *
1903 * functions and their order used as explained in
1904 * /usr/src/linux/Documentation/DMA-{API,mapping}.txt
1905 *
1906 */
1907
1908/* TBD: netif_msg should be checked and implemented. I disable it for now */
1909static int __devinit
1910bdx_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
1911{
1912 struct net_device *ndev;
1913 struct bdx_priv *priv;
1914 int err, pci_using_dac, port;
1915 unsigned long pciaddr;
1916 u32 regionSize;
1917 struct pci_nic *nic;
1918
1919 ENTER;
1920
1921 nic = vmalloc(sizeof(*nic));
1922 if (!nic)
1923 RET(-ENOMEM);
1924
1925 /************** pci *****************/
cb001a1f
JP		 1926 err = pci_enable_device(pdev);
1927 if (err) /* it triggers interrupt, dunno why. */
1928 goto err_pci; /* it's not a problem though */
1a348ccc 1929
6a35528a
YH		 1930 if (!(err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64))) &&
1931 !(err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)))) {
1a348ccc
AG		 1932 pci_using_dac = 1;
1933 } else {
284901a9
YH		 1934 if ((err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32))) ||
1935 (err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)))) {
865a21a5 1936 pr_err("No usable DMA configuration, aborting\n");
1a348ccc
AG		 1937 goto err_dma;
1938 }
1939 pci_using_dac = 0;
1940 }
1941
cb001a1f
JP		 1942 err = pci_request_regions(pdev, BDX_DRV_NAME);
1943 if (err)
1a348ccc
AG		 1944 goto err_dma;
1945
1946 pci_set_master(pdev);
1947
1948 pciaddr = pci_resource_start(pdev, 0);
1949 if (!pciaddr) {
1950 err = -EIO;
865a21a5 1951 pr_err("no MMIO resource\n");
1a348ccc
AG		 1952 goto err_out_res;
1953 }
cb001a1f
JP		 1954 regionSize = pci_resource_len(pdev, 0);
1955 if (regionSize < BDX_REGS_SIZE) {
1a348ccc 1956 err = -EIO;
865a21a5 1957 pr_err("MMIO resource (%x) too small\n", regionSize);
1a348ccc
AG		 1958 goto err_out_res;
1959 }
1960
1961 nic->regs = ioremap(pciaddr, regionSize);
1962 if (!nic->regs) {
1963 err = -EIO;
865a21a5 1964 pr_err("ioremap failed\n");
1a348ccc
AG		 1965 goto err_out_res;
1966 }
1967
1968 if (pdev->irq < 2) {
1969 err = -EIO;
865a21a5 1970 pr_err("invalid irq (%d)\n", pdev->irq);
1a348ccc
AG		 1971 goto err_out_iomap;
1972 }
1973 pci_set_drvdata(pdev, nic);
1974
1975 if (pdev->device == 0x3014)
1976 nic->port_num = 2;
1977 else
1978 nic->port_num = 1;
1979
1980 print_hw_id(pdev);
1981
1982 bdx_hw_reset_direct(nic->regs);
1983
1984 nic->irq_type = IRQ_INTX;
1985#ifdef BDX_MSI
1986 if ((readl(nic->regs + FPGA_VER) & 0xFFF) >= 378) {
cb001a1f
JP		 1987 err = pci_enable_msi(pdev);
1988 if (err)
865a21a5 1989 pr_err("Can't eneble msi. error is %d\n", err);
1a348ccc
AG		 1990 else
1991 nic->irq_type = IRQ_MSI;
1992 } else
1993 DBG("HW does not support MSI\n");
1994#endif
1995
1996 /************** netdev **************/
1997 for (port = 0; port < nic->port_num; port++) {
cb001a1f
JP		 1998 ndev = alloc_etherdev(sizeof(struct bdx_priv));
1999 if (!ndev) {
1a348ccc 2000 err = -ENOMEM;
865a21a5 2001 pr_err("alloc_etherdev failed\n");
1a348ccc
AG		 2002 goto err_out_iomap;
2003 }
2004
2f30b1f6 2005 ndev->netdev_ops = &bdx_netdev_ops;
1a348ccc 2006 ndev->tx_queue_len = BDX_NDEV_TXQ_LEN;
1a348ccc 2007
c061b18d 2008 bdx_set_ethtool_ops(ndev); /* ethtool interface */
1a348ccc
AG		 2009
2010 /* these fields are used for info purposes only
2011 * so we can have them same for all ports of the board */
2012 ndev->if_port = port;
2013 ndev->base_addr = pciaddr;
2014 ndev->mem_start = pciaddr;
2015 ndev->mem_end = pciaddr + regionSize;
2016 ndev->irq = pdev->irq;
2017 ndev->features = NETIF_F_IP_CSUM | NETIF_F_SG | NETIF_F_TSO
2018 | NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX |
2019 NETIF_F_HW_VLAN_FILTER
2020 /*| NETIF_F_FRAGLIST */
2021 ;
2022
2023 if (pci_using_dac)
2024 ndev->features |= NETIF_F_HIGHDMA;
2025
2026 /************** priv ****************/
8f15ea42 2027 priv = nic->priv[port] = netdev_priv(ndev);
1a348ccc 2028
1a348ccc
AG		 2029 priv->pBdxRegs = nic->regs + port * 0x8000;
2030 priv->port = port;
2031 priv->pdev = pdev;
2032 priv->ndev = ndev;
2033 priv->nic = nic;
2034 priv->msg_enable = BDX_DEF_MSG_ENABLE;
2035
2036 netif_napi_add(ndev, &priv->napi, bdx_poll, 64);
2037
2038 if ((readl(nic->regs + FPGA_VER) & 0xFFF) == 308) {
2039 DBG("HW statistics not supported\n");
2040 priv->stats_flag = 0;
2041 } else {
2042 priv->stats_flag = 1;
2043 }
2044
2045 /* Initialize fifo sizes. */
2046 priv->txd_size = 2;
2047 priv->txf_size = 2;
2048 priv->rxd_size = 2;
2049 priv->rxf_size = 3;
2050
2051 /* Initialize the initial coalescing registers. */
2052 priv->rdintcm = INT_REG_VAL(0x20, 1, 4, 12);
2053 priv->tdintcm = INT_REG_VAL(0x20, 1, 0, 12);
2054
2055 /* ndev->xmit_lock spinlock is not used.
2056 * Private priv->tx_lock is used for synchronization
2057 * between transmit and TX irq cleanup. In addition
2058 * set multicast list callback has to use priv->tx_lock.
2059 */
2060#ifdef BDX_LLTX
2061 ndev->features |= NETIF_F_LLTX;
2062#endif
2063 spin_lock_init(&priv->tx_lock);
2064
2065 /*bdx_hw_reset(priv); */
2066 if (bdx_read_mac(priv)) {
865a21a5 2067 pr_err("load MAC address failed\n");
1a348ccc
AG		 2068 goto err_out_iomap;
2069 }
2070 SET_NETDEV_DEV(ndev, &pdev->dev);
cb001a1f
JP		 2071 err = register_netdev(ndev);
2072 if (err) {
865a21a5 2073 pr_err("register_netdev failed\n");
1a348ccc
AG		 2074 goto err_out_free;
2075 }
2076 netif_carrier_off(ndev);
2077 netif_stop_queue(ndev);
2078
2079 print_eth_id(ndev);
2080 }
2081 RET(0);
2082
2083err_out_free:
2084 free_netdev(ndev);
2085err_out_iomap:
2086 iounmap(nic->regs);
2087err_out_res:
2088 pci_release_regions(pdev);
2089err_dma:
2090 pci_disable_device(pdev);
bc2618f7 2091err_pci:
1a348ccc
AG		 2092 vfree(nic);
2093
2094 RET(err);
2095}
2096
2097/****************** Ethtool interface *********************/
1a348ccc
AG		 2098/* get strings for statistics counters */
2099static const char
2100 bdx_stat_names[][ETH_GSTRING_LEN] = {
2101 "InUCast", /* 0x7200 */
2102 "InMCast", /* 0x7210 */
2103 "InBCast", /* 0x7220 */
2104 "InPkts", /* 0x7230 */
2105 "InErrors", /* 0x7240 */
2106 "InDropped", /* 0x7250 */
2107 "FrameTooLong", /* 0x7260 */
2108 "FrameSequenceErrors", /* 0x7270 */
2109 "InVLAN", /* 0x7280 */
2110 "InDroppedDFE", /* 0x7290 */
2111 "InDroppedIntFull", /* 0x72A0 */
2112 "InFrameAlignErrors", /* 0x72B0 */
2113
2114 /* 0x72C0-0x72E0 RSRV */
2115
2116 "OutUCast", /* 0x72F0 */
2117 "OutMCast", /* 0x7300 */
2118 "OutBCast", /* 0x7310 */
2119 "OutPkts", /* 0x7320 */
2120
2121 /* 0x7330-0x7360 RSRV */
2122
2123 "OutVLAN", /* 0x7370 */
2124 "InUCastOctects", /* 0x7380 */
2125 "OutUCastOctects", /* 0x7390 */
2126
2127 /* 0x73A0-0x73B0 RSRV */
2128
2129 "InBCastOctects", /* 0x73C0 */
2130 "OutBCastOctects", /* 0x73D0 */
2131 "InOctects", /* 0x73E0 */
2132 "OutOctects", /* 0x73F0 */
2133};
2134
2135/*
2136 * bdx_get_settings - get device-specific settings
2137 * @netdev
2138 * @ecmd
2139 */
2140static int bdx_get_settings(struct net_device *netdev, struct ethtool_cmd *ecmd)
2141{
2142 u32 rdintcm;
2143 u32 tdintcm;
8f15ea42 2144 struct bdx_priv *priv = netdev_priv(netdev);
1a348ccc
AG		 2145
2146 rdintcm = priv->rdintcm;
2147 tdintcm = priv->tdintcm;
2148
2149 ecmd->supported = (SUPPORTED_10000baseT_Full | SUPPORTED_FIBRE);
2150 ecmd->advertising = (ADVERTISED_10000baseT_Full | ADVERTISED_FIBRE);
2151 ecmd->speed = SPEED_10000;
2152 ecmd->duplex = DUPLEX_FULL;
2153 ecmd->port = PORT_FIBRE;
2154 ecmd->transceiver = XCVR_EXTERNAL; /* what does it mean? */
2155 ecmd->autoneg = AUTONEG_DISABLE;
2156
2157 /* PCK_TH measures in multiples of FIFO bytes
2158 We translate to packets */
2159 ecmd->maxtxpkt =
2160 ((GET_PCK_TH(tdintcm) * PCK_TH_MULT) / BDX_TXF_DESC_SZ);
2161 ecmd->maxrxpkt =
2162 ((GET_PCK_TH(rdintcm) * PCK_TH_MULT) / sizeof(struct rxf_desc));
2163
2164 return 0;
2165}
2166
2167/*
2168 * bdx_get_drvinfo - report driver information
2169 * @netdev
2170 * @drvinfo
2171 */
2172static void
2173bdx_get_drvinfo(struct net_device *netdev, struct ethtool_drvinfo *drvinfo)
2174{
8f15ea42 2175 struct bdx_priv *priv = netdev_priv(netdev);
1a348ccc 2176
072ee3f9
RK		 2177 strlcat(drvinfo->driver, BDX_DRV_NAME, sizeof(drvinfo->driver));
2178 strlcat(drvinfo->version, BDX_DRV_VERSION, sizeof(drvinfo->version));
2179 strlcat(drvinfo->fw_version, "N/A", sizeof(drvinfo->fw_version));
2180 strlcat(drvinfo->bus_info, pci_name(priv->pdev),
1a348ccc
AG		 2181 sizeof(drvinfo->bus_info));
2182
4c3616cd 2183 drvinfo->n_stats = ((priv->stats_flag) ? ARRAY_SIZE(bdx_stat_names) : 0);
1a348ccc
AG		 2184 drvinfo->testinfo_len = 0;
2185 drvinfo->regdump_len = 0;
2186 drvinfo->eedump_len = 0;
2187}
2188
2189/*
2190 * bdx_get_rx_csum - report whether receive checksums are turned on or off
2191 * @netdev
2192 */
2193static u32 bdx_get_rx_csum(struct net_device *netdev)
2194{
2195 return 1; /* always on */
2196}
2197
2198/*
2199 * bdx_get_tx_csum - report whether transmit checksums are turned on or off
2200 * @netdev
2201 */
2202static u32 bdx_get_tx_csum(struct net_device *netdev)
2203{
2204 return (netdev->features & NETIF_F_IP_CSUM) != 0;
2205}
2206
2207/*
2208 * bdx_get_coalesce - get interrupt coalescing parameters
2209 * @netdev
2210 * @ecoal
2211 */
2212static int
2213bdx_get_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecoal)
2214{
2215 u32 rdintcm;
2216 u32 tdintcm;
8f15ea42 2217 struct bdx_priv *priv = netdev_priv(netdev);
1a348ccc
AG		 2218
2219 rdintcm = priv->rdintcm;
2220 tdintcm = priv->tdintcm;
2221
2222 /* PCK_TH measures in multiples of FIFO bytes
2223 We translate to packets */
2224 ecoal->rx_coalesce_usecs = GET_INT_COAL(rdintcm) * INT_COAL_MULT;
2225 ecoal->rx_max_coalesced_frames =
2226 ((GET_PCK_TH(rdintcm) * PCK_TH_MULT) / sizeof(struct rxf_desc));
2227
2228 ecoal->tx_coalesce_usecs = GET_INT_COAL(tdintcm) * INT_COAL_MULT;
2229 ecoal->tx_max_coalesced_frames =
2230 ((GET_PCK_TH(tdintcm) * PCK_TH_MULT) / BDX_TXF_DESC_SZ);
2231
2232 /* adaptive parameters ignored */
2233 return 0;
2234}
2235
2236/*
2237 * bdx_set_coalesce - set interrupt coalescing parameters
2238 * @netdev
2239 * @ecoal
2240 */
2241static int
2242bdx_set_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecoal)
2243{
2244 u32 rdintcm;
2245 u32 tdintcm;
8f15ea42 2246 struct bdx_priv *priv = netdev_priv(netdev);
1a348ccc
AG		 2247 int rx_coal;
2248 int tx_coal;
2249 int rx_max_coal;
2250 int tx_max_coal;
2251
2252 /* Check for valid input */
2253 rx_coal = ecoal->rx_coalesce_usecs / INT_COAL_MULT;
2254 tx_coal = ecoal->tx_coalesce_usecs / INT_COAL_MULT;
2255 rx_max_coal = ecoal->rx_max_coalesced_frames;
2256 tx_max_coal = ecoal->tx_max_coalesced_frames;
2257
2258 /* Translate from packets to multiples of FIFO bytes */
2259 rx_max_coal =
2260 (((rx_max_coal * sizeof(struct rxf_desc)) + PCK_TH_MULT - 1)
2261 / PCK_TH_MULT);
2262 tx_max_coal =
2263 (((tx_max_coal * BDX_TXF_DESC_SZ) + PCK_TH_MULT - 1)
2264 / PCK_TH_MULT);
2265
8e95a202
JP		 2266 if ((rx_coal > 0x7FFF) || (tx_coal > 0x7FFF) ||
2267 (rx_max_coal > 0xF) || (tx_max_coal > 0xF))
1a348ccc
AG		 2268 return -EINVAL;
2269
2270 rdintcm = INT_REG_VAL(rx_coal, GET_INT_COAL_RC(priv->rdintcm),
2271 GET_RXF_TH(priv->rdintcm), rx_max_coal);
2272 tdintcm = INT_REG_VAL(tx_coal, GET_INT_COAL_RC(priv->tdintcm), 0,
2273 tx_max_coal);
2274
2275 priv->rdintcm = rdintcm;
2276 priv->tdintcm = tdintcm;
2277
2278 WRITE_REG(priv, regRDINTCM0, rdintcm);
2279 WRITE_REG(priv, regTDINTCM0, tdintcm);
2280
2281 return 0;
2282}
2283
2284/* Convert RX fifo size to number of pending packets */
2285static inline int bdx_rx_fifo_size_to_packets(int rx_size)
2286{
249658d5 2287 return (FIFO_SIZE * (1 << rx_size)) / sizeof(struct rxf_desc);
1a348ccc
AG		 2288}
2289
2290/* Convert TX fifo size to number of pending packets */
2291static inline int bdx_tx_fifo_size_to_packets(int tx_size)
2292{
249658d5 2293 return (FIFO_SIZE * (1 << tx_size)) / BDX_TXF_DESC_SZ;
1a348ccc
AG		 2294}
2295
2296/*
2297 * bdx_get_ringparam - report ring sizes
2298 * @netdev
2299 * @ring
2300 */
2301static void
2302bdx_get_ringparam(struct net_device *netdev, struct ethtool_ringparam *ring)
2303{
8f15ea42 2304 struct bdx_priv *priv = netdev_priv(netdev);
1a348ccc
AG		 2305
2306 /*max_pending - the maximum-sized FIFO we allow */
2307 ring->rx_max_pending = bdx_rx_fifo_size_to_packets(3);
2308 ring->tx_max_pending = bdx_tx_fifo_size_to_packets(3);
2309 ring->rx_pending = bdx_rx_fifo_size_to_packets(priv->rxf_size);
2310 ring->tx_pending = bdx_tx_fifo_size_to_packets(priv->txd_size);
2311}
2312
2313/*
2314 * bdx_set_ringparam - set ring sizes
2315 * @netdev
2316 * @ring
2317 */
2318static int
2319bdx_set_ringparam(struct net_device *netdev, struct ethtool_ringparam *ring)
2320{
8f15ea42 2321 struct bdx_priv *priv = netdev_priv(netdev);
1a348ccc
AG		 2322 int rx_size = 0;
2323 int tx_size = 0;
2324
2325 for (; rx_size < 4; rx_size++) {
2326 if (bdx_rx_fifo_size_to_packets(rx_size) >= ring->rx_pending)
2327 break;
2328 }
2329 if (rx_size == 4)
2330 rx_size = 3;
2331
2332 for (; tx_size < 4; tx_size++) {
2333 if (bdx_tx_fifo_size_to_packets(tx_size) >= ring->tx_pending)
2334 break;
2335 }
2336 if (tx_size == 4)
2337 tx_size = 3;
2338
2339 /*Is there anything to do? */
8e95a202
JP		 2340 if ((rx_size == priv->rxf_size) &&
2341 (tx_size == priv->txd_size))
1a348ccc
AG		 2342 return 0;
2343
2344 priv->rxf_size = rx_size;
2345 if (rx_size > 1)
2346 priv->rxd_size = rx_size - 1;
2347 else
2348 priv->rxd_size = rx_size;
2349
2350 priv->txf_size = priv->txd_size = tx_size;
2351
2352 if (netif_running(netdev)) {
2353 bdx_close(netdev);
2354 bdx_open(netdev);
2355 }
2356 return 0;
2357}
2358
2359/*
2360 * bdx_get_strings - return a set of strings that describe the requested objects
2361 * @netdev
2362 * @data
2363 */
2364static void bdx_get_strings(struct net_device *netdev, u32 stringset, u8 *data)
2365{
2366 switch (stringset) {
1a348ccc
AG		 2367 case ETH_SS_STATS:
2368 memcpy(data, *bdx_stat_names, sizeof(bdx_stat_names));
2369 break;
2370 }
2371}
2372
2373/*
1ddee09f 2374 * bdx_get_sset_count - return number of statistics or tests
1a348ccc
AG		 2375 * @netdev
2376 */
1ddee09f 2377static int bdx_get_sset_count(struct net_device *netdev, int stringset)
1a348ccc 2378{
8f15ea42 2379 struct bdx_priv *priv = netdev_priv(netdev);
1ddee09f
BH		 2380
2381 switch (stringset) {
2382 case ETH_SS_STATS:
2383 BDX_ASSERT(ARRAY_SIZE(bdx_stat_names)
2384 != sizeof(struct bdx_stats) / sizeof(u64));
249658d5 2385 return (priv->stats_flag) ? ARRAY_SIZE(bdx_stat_names) : 0;
1ddee09f 2386 }
249658d5
JP		 2387
2388 return -EINVAL;
1a348ccc
AG		 2389}
2390
2391/*
2392 * bdx_get_ethtool_stats - return device's hardware L2 statistics
2393 * @netdev
2394 * @stats
2395 * @data
2396 */
2397static void bdx_get_ethtool_stats(struct net_device *netdev,
2398 struct ethtool_stats *stats, u64 *data)
2399{
8f15ea42 2400 struct bdx_priv *priv = netdev_priv(netdev);
1a348ccc
AG		 2401
2402 if (priv->stats_flag) {
2403
2404 /* Update stats from HW */
2405 bdx_update_stats(priv);
2406
2407 /* Copy data to user buffer */
2408 memcpy(data, &priv->hw_stats, sizeof(priv->hw_stats));
2409 }
2410}
2411
2412/*
c061b18d 2413 * bdx_set_ethtool_ops - ethtool interface implementation
1a348ccc
AG		 2414 * @netdev
2415 */
c061b18d 2416static void bdx_set_ethtool_ops(struct net_device *netdev)
1a348ccc 2417{
0fc0b732 2418 static const struct ethtool_ops bdx_ethtool_ops = {
1a348ccc
AG		 2419 .get_settings = bdx_get_settings,
2420 .get_drvinfo = bdx_get_drvinfo,
2421 .get_link = ethtool_op_get_link,
2422 .get_coalesce = bdx_get_coalesce,
2423 .set_coalesce = bdx_set_coalesce,
2424 .get_ringparam = bdx_get_ringparam,
2425 .set_ringparam = bdx_set_ringparam,
2426 .get_rx_csum = bdx_get_rx_csum,
2427 .get_tx_csum = bdx_get_tx_csum,
2428 .get_sg = ethtool_op_get_sg,
2429 .get_tso = ethtool_op_get_tso,
2430 .get_strings = bdx_get_strings,
1ddee09f 2431 .get_sset_count = bdx_get_sset_count,
1a348ccc
AG		 2432 .get_ethtool_stats = bdx_get_ethtool_stats,
2433 };
2434
2435 SET_ETHTOOL_OPS(netdev, &bdx_ethtool_ops);
2436}
2437
2438/**
2439 * bdx_remove - Device Removal Routine
2440 * @pdev: PCI device information struct
2441 *
2442 * bdx_remove is called by the PCI subsystem to alert the driver
2443 * that it should release a PCI device. The could be caused by a
2444 * Hot-Plug event, or because the driver is going to be removed from
2445 * memory.
2446 **/
2447static void __devexit bdx_remove(struct pci_dev *pdev)
2448{
2449 struct pci_nic *nic = pci_get_drvdata(pdev);
2450 struct net_device *ndev;
2451 int port;
2452
2453 for (port = 0; port < nic->port_num; port++) {
2454 ndev = nic->priv[port]->ndev;
2455 unregister_netdev(ndev);
2456 free_netdev(ndev);
2457 }
2458
2459 /*bdx_hw_reset_direct(nic->regs); */
2460#ifdef BDX_MSI
2461 if (nic->irq_type == IRQ_MSI)
2462 pci_disable_msi(pdev);
2463#endif
2464
2465 iounmap(nic->regs);
2466 pci_release_regions(pdev);
2467 pci_disable_device(pdev);
2468 pci_set_drvdata(pdev, NULL);
2469 vfree(nic);
2470
2471 RET();
2472}
2473
2474static struct pci_driver bdx_pci_driver = {
2475 .name = BDX_DRV_NAME,
2476 .id_table = bdx_pci_tbl,
2477 .probe = bdx_probe,
2478 .remove = __devexit_p(bdx_remove),
2479};
2480
2481/*
2482 * print_driver_id - print parameters of the driver build
2483 */
2484static void __init print_driver_id(void)
2485{
865a21a5
JP		 2486 pr_info("%s, %s\n", BDX_DRV_DESC, BDX_DRV_VERSION);
2487 pr_info("Options: hw_csum %s\n", BDX_MSI_STRING);
1a348ccc
AG		 2488}
2489
2490static int __init bdx_module_init(void)
2491{
2492 ENTER;
1a348ccc
AG		 2493 init_txd_sizes();
2494 print_driver_id();
2495 RET(pci_register_driver(&bdx_pci_driver));
2496}
2497
2498module_init(bdx_module_init);
2499
2500static void __exit bdx_module_exit(void)
2501{
2502 ENTER;
2503 pci_unregister_driver(&bdx_pci_driver);
2504 RET();
2505}
2506
2507module_exit(bdx_module_exit);
2508
2509MODULE_LICENSE("GPL");
2510MODULE_AUTHOR(DRIVER_AUTHOR);
2511MODULE_DESCRIPTION(BDX_DRV_DESC);
06e1f9ff 2512MODULE_FIRMWARE("tehuti/firmware.bin");
Clone of davem's net-next-2.6 tree