]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/net/sky2.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[PATCH] sky2: PHY power on delays
[net-next-2.6.git] / drivers / net / sky2.c
CommitLineData
cd28ab6a
SH		 1/*
2 * New driver for Marvell Yukon 2 chipset.
3 * Based on earlier sk98lin, and skge driver.
4 *
5 * This driver intentionally does not support all the features
6 * of the original driver such as link fail-over and link management because
7 * those should be done at higher levels.
8 *
9 * Copyright (C) 2005 Stephen Hemminger <shemminger@osdl.org>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2 of the License, or
14 * (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
793b883e 18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
cd28ab6a
SH		 19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
24 */
25
793b883e 26#include <linux/crc32.h>
cd28ab6a
SH		 27#include <linux/kernel.h>
28#include <linux/version.h>
29#include <linux/module.h>
30#include <linux/netdevice.h>
d0bbccfa 31#include <linux/dma-mapping.h>
cd28ab6a
SH		 32#include <linux/etherdevice.h>
33#include <linux/ethtool.h>
34#include <linux/pci.h>
35#include <linux/ip.h>
36#include <linux/tcp.h>
37#include <linux/in.h>
38#include <linux/delay.h>
91c86df5 39#include <linux/workqueue.h>
d1f13708 40#include <linux/if_vlan.h>
d70cd51a 41#include <linux/prefetch.h>
ef743d33 42#include <linux/mii.h>
cd28ab6a
SH		 43
44#include <asm/irq.h>
45
d1f13708
SH		 46#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
47#define SKY2_VLAN_TAG_USED 1
48#endif
49
cd28ab6a
SH		 50#include "sky2.h"
51
52#define DRV_NAME "sky2"
c9b84dca 53#define DRV_VERSION "1.4"
cd28ab6a
SH		 54#define PFX DRV_NAME " "
55
56/*
57 * The Yukon II chipset takes 64 bit command blocks (called list elements)
58 * that are organized into three (receive, transmit, status) different rings
59 * similar to Tigon3. A transmit can require several elements;
60 * a receive requires one (or two if using 64 bit dma).
61 */
62
13210ce5 63#define RX_LE_SIZE 512
cd28ab6a 64#define RX_LE_BYTES (RX_LE_SIZE*sizeof(struct sky2_rx_le))
bea86103 65#define RX_MAX_PENDING (RX_LE_SIZE/2 - 2)
13210ce5 66#define RX_DEF_PENDING RX_MAX_PENDING
82788c7a 67#define RX_SKB_ALIGN 8
793b883e
SH		 68
69#define TX_RING_SIZE 512
70#define TX_DEF_PENDING (TX_RING_SIZE - 1)
71#define TX_MIN_PENDING 64
b19666d9 72#define MAX_SKB_TX_LE (4 + (sizeof(dma_addr_t)/sizeof(u32))*MAX_SKB_FRAGS)
cd28ab6a 73
793b883e 74#define STATUS_RING_SIZE 2048 /* 2 ports * (TX + 2*RX) */
cd28ab6a
SH		 75#define STATUS_LE_BYTES (STATUS_RING_SIZE*sizeof(struct sky2_status_le))
76#define ETH_JUMBO_MTU 9000
77#define TX_WATCHDOG (5 * HZ)
78#define NAPI_WEIGHT 64
79#define PHY_RETRIES 1000
80
cb5d9547
SH		 81#define RING_NEXT(x,s) (((x)+1) & ((s)-1))
82
cd28ab6a 83static const u32 default_msg =
793b883e
SH		 84 NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK
85 | NETIF_MSG_TIMER | NETIF_MSG_TX_ERR | NETIF_MSG_RX_ERR
3be92a70 86 | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN;
cd28ab6a 87
793b883e 88static int debug = -1; /* defaults above */
cd28ab6a
SH		 89module_param(debug, int, 0);
90MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
91
bdb5c58e
SH		 92static int copybreak __read_mostly = 256;
93module_param(copybreak, int, 0);
94MODULE_PARM_DESC(copybreak, "Receive copy threshold");
95
fb2690a9
SH		 96static int disable_msi = 0;
97module_param(disable_msi, int, 0);
98MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)");
99
01bd7564
SH		 100static int idle_timeout = 100;
101module_param(idle_timeout, int, 0);
102MODULE_PARM_DESC(idle_timeout, "Idle timeout workaround for lost interrupts (ms)");
103
cd28ab6a 104static const struct pci_device_id sky2_id_table[] = {
793b883e 105 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9000) },
cd28ab6a 106 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E00) },
2d2a3871 107 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b00) }, /* DGE-560T */
cd28ab6a
SH		 108 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4340) },
109 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4341) },
110 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4342) },
111 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4343) },
112 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4344) },
113 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4345) },
114 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4346) },
115 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4347) },
116 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4350) },
117 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4351) },
5a5b1ea0 118 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4352) },
cd28ab6a
SH		 119 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4360) },
120 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4361) },
121 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4362) },
5a5b1ea0 122 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4363) },
cd28ab6a
SH		 123 { 0 }
124};
793b883e 125
cd28ab6a
SH		 126MODULE_DEVICE_TABLE(pci, sky2_id_table);
127
128/* Avoid conditionals by using array */
129static const unsigned txqaddr[] = { Q_XA1, Q_XA2 };
130static const unsigned rxqaddr[] = { Q_R1, Q_R2 };
f4ea431b 131static const u32 portirq_msk[] = { Y2_IS_PORT_1, Y2_IS_PORT_2 };
cd28ab6a 132
92f965e8
SH		 133/* This driver supports yukon2 chipset only */
134static const char *yukon2_name[] = {
135 "XL", /* 0xb3 */
136 "EC Ultra", /* 0xb4 */
137 "UNKNOWN", /* 0xb5 */
138 "EC", /* 0xb6 */
139 "FE", /* 0xb7 */
793b883e
SH		 140};
141
793b883e 142/* Access to external PHY */
ef743d33 143static int gm_phy_write(struct sky2_hw *hw, unsigned port, u16 reg, u16 val)
cd28ab6a
SH		 144{
145 int i;
146
147 gma_write16(hw, port, GM_SMI_DATA, val);
148 gma_write16(hw, port, GM_SMI_CTRL,
149 GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) | GM_SMI_CT_REG_AD(reg));
150
151 for (i = 0; i < PHY_RETRIES; i++) {
cd28ab6a 152 if (!(gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_BUSY))
ef743d33 153 return 0;
793b883e 154 udelay(1);
cd28ab6a 155 }
ef743d33 156
793b883e 157 printk(KERN_WARNING PFX "%s: phy write timeout\n", hw->dev[port]->name);
ef743d33 158 return -ETIMEDOUT;
cd28ab6a
SH		 159}
160
ef743d33 161static int __gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg, u16 *val)
cd28ab6a
SH		 162{
163 int i;
164
793b883e 165 gma_write16(hw, port, GM_SMI_CTRL, GM_SMI_CT_PHY_AD(PHY_ADDR_MARV)
cd28ab6a
SH		 166 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
167
168 for (i = 0; i < PHY_RETRIES; i++) {
ef743d33
SH		 169 if (gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_RD_VAL) {
170 *val = gma_read16(hw, port, GM_SMI_DATA);
171 return 0;
172 }
173
793b883e 174 udelay(1);
cd28ab6a
SH		 175 }
176
ef743d33
SH		 177 return -ETIMEDOUT;
178}
179
180static u16 gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg)
181{
182 u16 v;
183
184 if (__gm_phy_read(hw, port, reg, &v) != 0)
185 printk(KERN_WARNING PFX "%s: phy read timeout\n", hw->dev[port]->name);
186 return v;
cd28ab6a
SH		 187}
188
2ccc99b7 189static void sky2_set_power_state(struct sky2_hw *hw, pci_power_t state)
5afa0a9c
SH		 190{
191 u16 power_control;
192 u32 reg1;
193 int vaux;
5afa0a9c
SH		 194
195 pr_debug("sky2_set_power_state %d\n", state);
196 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
197
56a645cc 198 power_control = sky2_pci_read16(hw, hw->pm_cap + PCI_PM_PMC);
08c06d8a 199 vaux = (sky2_read16(hw, B0_CTST) & Y2_VAUX_AVAIL) &&
5afa0a9c
SH		 200 (power_control & PCI_PM_CAP_PME_D3cold);
201
56a645cc 202 power_control = sky2_pci_read16(hw, hw->pm_cap + PCI_PM_CTRL);
5afa0a9c
SH		 203
204 power_control |= PCI_PM_CTRL_PME_STATUS;
205 power_control &= ~(PCI_PM_CTRL_STATE_MASK);
206
207 switch (state) {
208 case PCI_D0:
209 /* switch power to VCC (WA for VAUX problem) */
210 sky2_write8(hw, B0_POWER_CTRL,
211 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
212
213 /* disable Core Clock Division, */
214 sky2_write32(hw, B2_Y2_CLK_CTRL, Y2_CLK_DIV_DIS);
215
216 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
217 /* enable bits are inverted */
218 sky2_write8(hw, B2_Y2_CLK_GATE,
219 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
220 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
221 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
222 else
223 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
224
225 /* Turn off phy power saving */
56a645cc 226 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
5afa0a9c
SH		 227 reg1 &= ~(PCI_Y2_PHY1_POWD | PCI_Y2_PHY2_POWD);
228
d571b694 229 /* looks like this XL is back asswards .. */
5afa0a9c
SH		 230 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1) {
231 reg1 |= PCI_Y2_PHY1_COMA;
232 if (hw->ports > 1)
233 reg1 |= PCI_Y2_PHY2_COMA;
234 }
977bdf06
SH		 235
236 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
56a645cc
SH		 237 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
238 reg1 = sky2_pci_read32(hw, PCI_DEV_REG4);
977bdf06 239 reg1 &= P_ASPM_CONTROL_MSK;
56a645cc
SH		 240 sky2_pci_write32(hw, PCI_DEV_REG4, reg1);
241 sky2_pci_write32(hw, PCI_DEV_REG5, 0);
977bdf06
SH		 242 }
243
56a645cc 244 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
afa195da 245 udelay(100);
977bdf06 246
5afa0a9c
SH		 247 break;
248
249 case PCI_D3hot:
250 case PCI_D3cold:
251 /* Turn on phy power saving */
56a645cc 252 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
5afa0a9c
SH		 253 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
254 reg1 &= ~(PCI_Y2_PHY1_POWD | PCI_Y2_PHY2_POWD);
255 else
256 reg1 |= (PCI_Y2_PHY1_POWD | PCI_Y2_PHY2_POWD);
56a645cc 257 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
afa195da 258 udelay(100);
5afa0a9c
SH		 259
260 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
261 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
262 else
263 /* enable bits are inverted */
264 sky2_write8(hw, B2_Y2_CLK_GATE,
265 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
266 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
267 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
268
269 /* switch power to VAUX */
270 if (vaux && state != PCI_D3cold)
271 sky2_write8(hw, B0_POWER_CTRL,
272 (PC_VAUX_ENA | PC_VCC_ENA |
273 PC_VAUX_ON | PC_VCC_OFF));
274 break;
275 default:
276 printk(KERN_ERR PFX "Unknown power state %d\n", state);
5afa0a9c
SH		 277 }
278
56a645cc 279 sky2_pci_write16(hw, hw->pm_cap + PCI_PM_CTRL, power_control);
5afa0a9c 280 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
5afa0a9c
SH		 281}
282
cd28ab6a
SH		 283static void sky2_phy_reset(struct sky2_hw *hw, unsigned port)
284{
285 u16 reg;
286
287 /* disable all GMAC IRQ's */
288 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
289 /* disable PHY IRQs */
290 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
793b883e 291
cd28ab6a
SH		 292 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
293 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
294 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
295 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
296
297 reg = gma_read16(hw, port, GM_RX_CTRL);
298 reg |= GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA;
299 gma_write16(hw, port, GM_RX_CTRL, reg);
300}
301
302static void sky2_phy_init(struct sky2_hw *hw, unsigned port)
303{
304 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
793b883e 305 u16 ctrl, ct1000, adv, pg, ledctrl, ledover;
cd28ab6a 306
ed6d32c7 307 if (sky2->autoneg == AUTONEG_ENABLE &&
86a31a75 308 !(hw->chip_id == CHIP_ID_YUKON_XL || hw->chip_id == CHIP_ID_YUKON_EC_U)) {
cd28ab6a
SH		 309 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
310
311 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
793b883e 312 PHY_M_EC_MAC_S_MSK);
cd28ab6a
SH		 313 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
314
315 if (hw->chip_id == CHIP_ID_YUKON_EC)
316 ectrl |= PHY_M_EC_DSC_2(2) | PHY_M_EC_DOWN_S_ENA;
317 else
318 ectrl |= PHY_M_EC_M_DSC(2) | PHY_M_EC_S_DSC(3);
319
320 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
321 }
322
323 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
324 if (hw->copper) {
325 if (hw->chip_id == CHIP_ID_YUKON_FE) {
326 /* enable automatic crossover */
327 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO) >> 1;
328 } else {
329 /* disable energy detect */
330 ctrl &= ~PHY_M_PC_EN_DET_MSK;
331
332 /* enable automatic crossover */
333 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO);
334
335 if (sky2->autoneg == AUTONEG_ENABLE &&
ed6d32c7 336 (hw->chip_id == CHIP_ID_YUKON_XL || hw->chip_id == CHIP_ID_YUKON_EC_U)) {
cd28ab6a
SH		 337 ctrl &= ~PHY_M_PC_DSC_MSK;
338 ctrl |= PHY_M_PC_DSC(2) | PHY_M_PC_DOWN_S_ENA;
339 }
340 }
341 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
342 } else {
343 /* workaround for deviation #4.88 (CRC errors) */
344 /* disable Automatic Crossover */
345
346 ctrl &= ~PHY_M_PC_MDIX_MSK;
347 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
348
349 if (hw->chip_id == CHIP_ID_YUKON_XL) {
350 /* Fiber: select 1000BASE-X only mode MAC Specific Ctrl Reg. */
351 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
352 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
353 ctrl &= ~PHY_M_MAC_MD_MSK;
354 ctrl |= PHY_M_MAC_MODE_SEL(PHY_M_MAC_MD_1000BX);
355 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
356
357 /* select page 1 to access Fiber registers */
358 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 1);
359 }
cd28ab6a
SH		 360 }
361
362 ctrl = gm_phy_read(hw, port, PHY_MARV_CTRL);
363 if (sky2->autoneg == AUTONEG_DISABLE)
364 ctrl &= ~PHY_CT_ANE;
365 else
366 ctrl |= PHY_CT_ANE;
367
368 ctrl |= PHY_CT_RESET;
369 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
370
371 ctrl = 0;
372 ct1000 = 0;
373 adv = PHY_AN_CSMA;
374
375 if (sky2->autoneg == AUTONEG_ENABLE) {
376 if (hw->copper) {
377 if (sky2->advertising & ADVERTISED_1000baseT_Full)
378 ct1000 |= PHY_M_1000C_AFD;
379 if (sky2->advertising & ADVERTISED_1000baseT_Half)
380 ct1000 |= PHY_M_1000C_AHD;
381 if (sky2->advertising & ADVERTISED_100baseT_Full)
382 adv |= PHY_M_AN_100_FD;
383 if (sky2->advertising & ADVERTISED_100baseT_Half)
384 adv |= PHY_M_AN_100_HD;
385 if (sky2->advertising & ADVERTISED_10baseT_Full)
386 adv |= PHY_M_AN_10_FD;
387 if (sky2->advertising & ADVERTISED_10baseT_Half)
388 adv |= PHY_M_AN_10_HD;
793b883e 389 } else /* special defines for FIBER (88E1011S only) */
cd28ab6a
SH		 390 adv |= PHY_M_AN_1000X_AHD | PHY_M_AN_1000X_AFD;
391
392 /* Set Flow-control capabilities */
393 if (sky2->tx_pause && sky2->rx_pause)
793b883e 394 adv |= PHY_AN_PAUSE_CAP; /* symmetric */
cd28ab6a 395 else if (sky2->rx_pause && !sky2->tx_pause)
793b883e 396 adv |= PHY_AN_PAUSE_ASYM | PHY_AN_PAUSE_CAP;
cd28ab6a
SH		 397 else if (!sky2->rx_pause && sky2->tx_pause)
398 adv |= PHY_AN_PAUSE_ASYM; /* local */
399
400 /* Restart Auto-negotiation */
401 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
402 } else {
403 /* forced speed/duplex settings */
404 ct1000 = PHY_M_1000C_MSE;
405
406 if (sky2->duplex == DUPLEX_FULL)
407 ctrl |= PHY_CT_DUP_MD;
408
409 switch (sky2->speed) {
410 case SPEED_1000:
411 ctrl |= PHY_CT_SP1000;
412 break;
413 case SPEED_100:
414 ctrl |= PHY_CT_SP100;
415 break;
416 }
417
418 ctrl |= PHY_CT_RESET;
419 }
420
421 if (hw->chip_id != CHIP_ID_YUKON_FE)
422 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
423
424 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
425 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
426
427 /* Setup Phy LED's */
428 ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS);
429 ledover = 0;
430
431 switch (hw->chip_id) {
432 case CHIP_ID_YUKON_FE:
433 /* on 88E3082 these bits are at 11..9 (shifted left) */
434 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1;
435
436 ctrl = gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR);
437
438 /* delete ACT LED control bits */
439 ctrl &= ~PHY_M_FELP_LED1_MSK;
440 /* change ACT LED control to blink mode */
441 ctrl |= PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL);
442 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
443 break;
444
445 case CHIP_ID_YUKON_XL:
793b883e 446 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a
SH		 447
448 /* select page 3 to access LED control register */
449 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
450
451 /* set LED Function Control register */
ed6d32c7
SH		 452 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
453 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
454 PHY_M_LEDC_INIT_CTRL(7) | /* 10 Mbps */
455 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
456 PHY_M_LEDC_STA0_CTRL(7))); /* 1000 Mbps */
cd28ab6a
SH		 457
458 /* set Polarity Control register */
459 gm_phy_write(hw, port, PHY_MARV_PHY_STAT,
793b883e
SH		 460 (PHY_M_POLC_LS1_P_MIX(4) |
461 PHY_M_POLC_IS0_P_MIX(4) |
462 PHY_M_POLC_LOS_CTRL(2) |
463 PHY_M_POLC_INIT_CTRL(2) |
464 PHY_M_POLC_STA1_CTRL(2) |
465 PHY_M_POLC_STA0_CTRL(2)));
cd28ab6a
SH		 466
467 /* restore page register */
793b883e 468 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a 469 break;
ed6d32c7
SH		 470 case CHIP_ID_YUKON_EC_U:
471 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
472
473 /* select page 3 to access LED control register */
474 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
475
476 /* set LED Function Control register */
477 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
478 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
479 PHY_M_LEDC_INIT_CTRL(8) | /* 10 Mbps */
480 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
481 PHY_M_LEDC_STA0_CTRL(7)));/* 1000 Mbps */
482
483 /* set Blink Rate in LED Timer Control Register */
484 gm_phy_write(hw, port, PHY_MARV_INT_MASK,
485 ledctrl | PHY_M_LED_BLINK_RT(BLINK_84MS));
486 /* restore page register */
487 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
488 break;
cd28ab6a
SH		 489
490 default:
491 /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */
492 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL;
493 /* turn off the Rx LED (LED_RX) */
494 ledover |= PHY_M_LED_MO_RX(MO_LED_OFF);
495 }
496
ed6d32c7 497 if (hw->chip_id == CHIP_ID_YUKON_EC_U && hw->chip_rev == CHIP_REV_YU_EC_A1) {
977bdf06 498 /* apply fixes in PHY AFE */
ed6d32c7
SH		 499 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
500 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 255);
501
977bdf06 502 /* increase differential signal amplitude in 10BASE-T */
ed6d32c7
SH		 503 gm_phy_write(hw, port, 0x18, 0xaa99);
504 gm_phy_write(hw, port, 0x17, 0x2011);
cd28ab6a 505
977bdf06 506 /* fix for IEEE A/B Symmetry failure in 1000BASE-T */
ed6d32c7
SH		 507 gm_phy_write(hw, port, 0x18, 0xa204);
508 gm_phy_write(hw, port, 0x17, 0x2002);
977bdf06
SH		 509
510 /* set page register to 0 */
ed6d32c7 511 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
977bdf06
SH		 512 } else {
513 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
cd28ab6a 514
977bdf06
SH		 515 if (sky2->autoneg == AUTONEG_DISABLE || sky2->speed == SPEED_100) {
516 /* turn on 100 Mbps LED (LED_LINK100) */
517 ledover |= PHY_M_LED_MO_100(MO_LED_ON);
518 }
cd28ab6a 519
977bdf06
SH		 520 if (ledover)
521 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
522
523 }
d571b694 524 /* Enable phy interrupt on auto-negotiation complete (or link up) */
cd28ab6a
SH		 525 if (sky2->autoneg == AUTONEG_ENABLE)
526 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL);
527 else
528 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
529}
530
1b537565
SH		 531/* Force a renegotiation */
532static void sky2_phy_reinit(struct sky2_port *sky2)
533{
e07b1aa8 534 spin_lock_bh(&sky2->phy_lock);
1b537565 535 sky2_phy_init(sky2->hw, sky2->port);
e07b1aa8 536 spin_unlock_bh(&sky2->phy_lock);
1b537565
SH		 537}
538
cd28ab6a
SH		 539static void sky2_mac_init(struct sky2_hw *hw, unsigned port)
540{
541 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
542 u16 reg;
543 int i;
544 const u8 *addr = hw->dev[port]->dev_addr;
545
42eeea01
SH		 546 sky2_write32(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
547 sky2_write32(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR|GPC_ENA_PAUSE);
cd28ab6a
SH		 548
549 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
550
793b883e 551 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 && port == 1) {
cd28ab6a
SH		 552 /* WA DEV_472 -- looks like crossed wires on port 2 */
553 /* clear GMAC 1 Control reset */
554 sky2_write8(hw, SK_REG(0, GMAC_CTRL), GMC_RST_CLR);
555 do {
556 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_SET);
557 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_CLR);
558 } while (gm_phy_read(hw, 1, PHY_MARV_ID0) != PHY_MARV_ID0_VAL ||
559 gm_phy_read(hw, 1, PHY_MARV_ID1) != PHY_MARV_ID1_Y2 ||
560 gm_phy_read(hw, 1, PHY_MARV_INT_MASK) != 0);
561 }
562
cd28ab6a
SH		 563 if (sky2->autoneg == AUTONEG_DISABLE) {
564 reg = gma_read16(hw, port, GM_GP_CTRL);
565 reg |= GM_GPCR_AU_ALL_DIS;
566 gma_write16(hw, port, GM_GP_CTRL, reg);
567 gma_read16(hw, port, GM_GP_CTRL);
568
cd28ab6a
SH		 569 switch (sky2->speed) {
570 case SPEED_1000:
6f4c56b2 571 reg &= ~GM_GPCR_SPEED_100;
cd28ab6a 572 reg |= GM_GPCR_SPEED_1000;
6f4c56b2 573 break;
cd28ab6a 574 case SPEED_100:
6f4c56b2 575 reg &= ~GM_GPCR_SPEED_1000;
cd28ab6a 576 reg |= GM_GPCR_SPEED_100;
6f4c56b2
SH		 577 break;
578 case SPEED_10:
579 reg &= ~(GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100);
580 break;
cd28ab6a
SH		 581 }
582
583 if (sky2->duplex == DUPLEX_FULL)
584 reg |= GM_GPCR_DUP_FULL;
ed6d32c7
SH		 585
586 /* turn off pause in 10/100mbps half duplex */
587 else if (sky2->speed != SPEED_1000 &&
588 hw->chip_id != CHIP_ID_YUKON_EC_U)
589 sky2->tx_pause = sky2->rx_pause = 0;
cd28ab6a
SH		 590 } else
591 reg = GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100 | GM_GPCR_DUP_FULL;
592
593 if (!sky2->tx_pause && !sky2->rx_pause) {
594 sky2_write32(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
793b883e
SH		 595 reg |=
596 GM_GPCR_FC_TX_DIS | GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
597 } else if (sky2->tx_pause && !sky2->rx_pause) {
cd28ab6a
SH		 598 /* disable Rx flow-control */
599 reg |= GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
600 }
601
602 gma_write16(hw, port, GM_GP_CTRL, reg);
603
793b883e 604 sky2_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
cd28ab6a 605
e07b1aa8 606 spin_lock_bh(&sky2->phy_lock);
cd28ab6a 607 sky2_phy_init(hw, port);
e07b1aa8 608 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 609
610 /* MIB clear */
611 reg = gma_read16(hw, port, GM_PHY_ADDR);
612 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
613
43f2f104
SH		 614 for (i = GM_MIB_CNT_BASE; i <= GM_MIB_CNT_END; i += 4)
615 gma_read16(hw, port, i);
cd28ab6a
SH		 616 gma_write16(hw, port, GM_PHY_ADDR, reg);
617
618 /* transmit control */
619 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
620
621 /* receive control reg: unicast + multicast + no FCS */
622 gma_write16(hw, port, GM_RX_CTRL,
793b883e 623 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
cd28ab6a
SH		 624
625 /* transmit flow control */
626 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
627
628 /* transmit parameter */
629 gma_write16(hw, port, GM_TX_PARAM,
630 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
631 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
632 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF) |
633 TX_BACK_OFF_LIM(TX_BOF_LIM_DEF));
634
635 /* serial mode register */
636 reg = DATA_BLIND_VAL(DATA_BLIND_DEF) |
6b1a3aef 637 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
cd28ab6a 638
6b1a3aef 639 if (hw->dev[port]->mtu > ETH_DATA_LEN)
cd28ab6a
SH		 640 reg |= GM_SMOD_JUMBO_ENA;
641
642 gma_write16(hw, port, GM_SERIAL_MODE, reg);
643
cd28ab6a
SH		 644 /* virtual address for data */
645 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
646
793b883e
SH		 647 /* physical address: used for pause frames */
648 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
649
650 /* ignore counter overflows */
cd28ab6a
SH		 651 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
652 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
653 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
654
655 /* Configure Rx MAC FIFO */
656 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
70f1be48
SH		 657 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
658 GMF_OPER_ON | GMF_RX_F_FL_ON);
cd28ab6a 659
d571b694 660 /* Flush Rx MAC FIFO on any flow control or error */
42eeea01 661 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), GMR_FS_ANY_ERR);
cd28ab6a 662
793b883e
SH		 663 /* Set threshold to 0xa (64 bytes)
664 * ASF disabled so no need to do WA dev #4.30
cd28ab6a
SH		 665 */
666 sky2_write16(hw, SK_REG(port, RX_GMF_FL_THR), RX_GMF_FL_THR_DEF);
667
668 /* Configure Tx MAC FIFO */
669 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
670 sky2_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
5a5b1ea0
SH		 671
672 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
673 sky2_write8(hw, SK_REG(port, RX_GMF_LP_THR), 768/8);
674 sky2_write8(hw, SK_REG(port, RX_GMF_UP_THR), 1024/8);
675 if (hw->dev[port]->mtu > ETH_DATA_LEN) {
676 /* set Tx GMAC FIFO Almost Empty Threshold */
677 sky2_write32(hw, SK_REG(port, TX_GMF_AE_THR), 0x180);
678 /* Disable Store & Forward mode for TX */
679 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_DIS);
680 }
681 }
682
cd28ab6a
SH		 683}
684
1c28f6ba
SH		 685/* Assign Ram Buffer allocation.
686 * start and end are in units of 4k bytes
687 * ram registers are in units of 64bit words
688 */
689static void sky2_ramset(struct sky2_hw *hw, u16 q, u8 startk, u8 endk)
cd28ab6a 690{
1c28f6ba 691 u32 start, end;
cd28ab6a 692
1c28f6ba
SH		 693 start = startk * 4096/8;
694 end = (endk * 4096/8) - 1;
793b883e 695
cd28ab6a
SH		 696 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
697 sky2_write32(hw, RB_ADDR(q, RB_START), start);
698 sky2_write32(hw, RB_ADDR(q, RB_END), end);
699 sky2_write32(hw, RB_ADDR(q, RB_WP), start);
700 sky2_write32(hw, RB_ADDR(q, RB_RP), start);
701
702 if (q == Q_R1 || q == Q_R2) {
1c28f6ba
SH		 703 u32 space = (endk - startk) * 4096/8;
704 u32 tp = space - space/4;
793b883e 705
1c28f6ba
SH		 706 /* On receive queue's set the thresholds
707 * give receiver priority when > 3/4 full
708 * send pause when down to 2K
709 */
710 sky2_write32(hw, RB_ADDR(q, RB_RX_UTHP), tp);
711 sky2_write32(hw, RB_ADDR(q, RB_RX_LTHP), space/2);
793b883e 712
1c28f6ba
SH		 713 tp = space - 2048/8;
714 sky2_write32(hw, RB_ADDR(q, RB_RX_UTPP), tp);
715 sky2_write32(hw, RB_ADDR(q, RB_RX_LTPP), space/4);
cd28ab6a
SH		 716 } else {
717 /* Enable store & forward on Tx queue's because
718 * Tx FIFO is only 1K on Yukon
719 */
720 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
721 }
722
723 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
793b883e 724 sky2_read8(hw, RB_ADDR(q, RB_CTRL));
cd28ab6a
SH		 725}
726
cd28ab6a 727/* Setup Bus Memory Interface */
af4ed7e6 728static void sky2_qset(struct sky2_hw *hw, u16 q)
cd28ab6a
SH		 729{
730 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET);
731 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT);
732 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON);
af4ed7e6 733 sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT);
cd28ab6a
SH		 734}
735
cd28ab6a
SH		 736/* Setup prefetch unit registers. This is the interface between
737 * hardware and driver list elements
738 */
8cc048e3 739static void sky2_prefetch_init(struct sky2_hw *hw, u32 qaddr,
cd28ab6a
SH		 740 u64 addr, u32 last)
741{
cd28ab6a
SH		 742 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
743 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_CLR);
744 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_HI), addr >> 32);
745 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_LO), (u32) addr);
746 sky2_write16(hw, Y2_QADDR(qaddr, PREF_UNIT_LAST_IDX), last);
747 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_OP_ON);
793b883e
SH		 748
749 sky2_read32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL));
cd28ab6a
SH		 750}
751
793b883e
SH		 752static inline struct sky2_tx_le *get_tx_le(struct sky2_port *sky2)
753{
754 struct sky2_tx_le *le = sky2->tx_le + sky2->tx_prod;
755
cb5d9547 756 sky2->tx_prod = RING_NEXT(sky2->tx_prod, TX_RING_SIZE);
793b883e
SH		 757 return le;
758}
cd28ab6a 759
290d4de5
SH		 760/* Update chip's next pointer */
761static inline void sky2_put_idx(struct sky2_hw *hw, unsigned q, u16 idx)
cd28ab6a 762{
762c2de2 763 wmb();
290d4de5 764 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), idx);
762c2de2 765 mmiowb();
cd28ab6a
SH		 766}
767
793b883e 768
cd28ab6a
SH		 769static inline struct sky2_rx_le *sky2_next_rx(struct sky2_port *sky2)
770{
771 struct sky2_rx_le *le = sky2->rx_le + sky2->rx_put;
cb5d9547 772 sky2->rx_put = RING_NEXT(sky2->rx_put, RX_LE_SIZE);
cd28ab6a
SH		 773 return le;
774}
775
a018e330
SH		 776/* Return high part of DMA address (could be 32 or 64 bit) */
777static inline u32 high32(dma_addr_t a)
778{
a036119f 779 return sizeof(a) > sizeof(u32) ? (a >> 16) >> 16 : 0;
a018e330
SH		 780}
781
793b883e 782/* Build description to hardware about buffer */
28bd181a 783static void sky2_rx_add(struct sky2_port *sky2, dma_addr_t map)
cd28ab6a
SH		 784{
785 struct sky2_rx_le *le;
734d1868
SH		 786 u32 hi = high32(map);
787 u16 len = sky2->rx_bufsize;
cd28ab6a 788
793b883e 789 if (sky2->rx_addr64 != hi) {
cd28ab6a 790 le = sky2_next_rx(sky2);
793b883e 791 le->addr = cpu_to_le32(hi);
cd28ab6a
SH		 792 le->ctrl = 0;
793 le->opcode = OP_ADDR64 | HW_OWNER;
734d1868 794 sky2->rx_addr64 = high32(map + len);
cd28ab6a 795 }
793b883e 796
cd28ab6a 797 le = sky2_next_rx(sky2);
734d1868
SH		 798 le->addr = cpu_to_le32((u32) map);
799 le->length = cpu_to_le16(len);
cd28ab6a
SH		 800 le->ctrl = 0;
801 le->opcode = OP_PACKET | HW_OWNER;
802}
803
793b883e 804
cd28ab6a
SH		 805/* Tell chip where to start receive checksum.
806 * Actually has two checksums, but set both same to avoid possible byte
807 * order problems.
808 */
793b883e 809static void rx_set_checksum(struct sky2_port *sky2)
cd28ab6a
SH		 810{
811 struct sky2_rx_le *le;
812
cd28ab6a 813 le = sky2_next_rx(sky2);
793b883e 814 le->addr = (ETH_HLEN << 16) | ETH_HLEN;
cd28ab6a
SH		 815 le->ctrl = 0;
816 le->opcode = OP_TCPSTART | HW_OWNER;
793b883e 817
793b883e
SH		 818 sky2_write32(sky2->hw,
819 Q_ADDR(rxqaddr[sky2->port], Q_CSR),
820 sky2->rx_csum ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
cd28ab6a
SH		 821
822}
823
6b1a3aef
SH		 824/*
825 * The RX Stop command will not work for Yukon-2 if the BMU does not
826 * reach the end of packet and since we can't make sure that we have
827 * incoming data, we must reset the BMU while it is not doing a DMA
828 * transfer. Since it is possible that the RX path is still active,
829 * the RX RAM buffer will be stopped first, so any possible incoming
830 * data will not trigger a DMA. After the RAM buffer is stopped, the
831 * BMU is polled until any DMA in progress is ended and only then it
832 * will be reset.
833 */
834static void sky2_rx_stop(struct sky2_port *sky2)
835{
836 struct sky2_hw *hw = sky2->hw;
837 unsigned rxq = rxqaddr[sky2->port];
838 int i;
839
840 /* disable the RAM Buffer receive queue */
841 sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD);
842
843 for (i = 0; i < 0xffff; i++)
844 if (sky2_read8(hw, RB_ADDR(rxq, Q_RSL))
845 == sky2_read8(hw, RB_ADDR(rxq, Q_RL)))
846 goto stopped;
847
848 printk(KERN_WARNING PFX "%s: receiver stop failed\n",
849 sky2->netdev->name);
850stopped:
851 sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST);
852
853 /* reset the Rx prefetch unit */
854 sky2_write32(hw, Y2_QADDR(rxq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
855}
793b883e 856
d571b694 857/* Clean out receive buffer area, assumes receiver hardware stopped */
cd28ab6a
SH		 858static void sky2_rx_clean(struct sky2_port *sky2)
859{
860 unsigned i;
861
862 memset(sky2->rx_le, 0, RX_LE_BYTES);
793b883e 863 for (i = 0; i < sky2->rx_pending; i++) {
cd28ab6a
SH		 864 struct ring_info *re = sky2->rx_ring + i;
865
866 if (re->skb) {
793b883e 867 pci_unmap_single(sky2->hw->pdev,
734d1868 868 re->mapaddr, sky2->rx_bufsize,
cd28ab6a
SH		 869 PCI_DMA_FROMDEVICE);
870 kfree_skb(re->skb);
871 re->skb = NULL;
872 }
873 }
874}
875
ef743d33
SH		 876/* Basic MII support */
877static int sky2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
878{
879 struct mii_ioctl_data *data = if_mii(ifr);
880 struct sky2_port *sky2 = netdev_priv(dev);
881 struct sky2_hw *hw = sky2->hw;
882 int err = -EOPNOTSUPP;
883
884 if (!netif_running(dev))
885 return -ENODEV; /* Phy still in reset */
886
d89e1343 887 switch (cmd) {
ef743d33
SH		 888 case SIOCGMIIPHY:
889 data->phy_id = PHY_ADDR_MARV;
890
891 /* fallthru */
892 case SIOCGMIIREG: {
893 u16 val = 0;
91c86df5 894
e07b1aa8 895 spin_lock_bh(&sky2->phy_lock);
ef743d33 896 err = __gm_phy_read(hw, sky2->port, data->reg_num & 0x1f, &val);
e07b1aa8 897 spin_unlock_bh(&sky2->phy_lock);
91c86df5 898
ef743d33
SH		 899 data->val_out = val;
900 break;
901 }
902
903 case SIOCSMIIREG:
904 if (!capable(CAP_NET_ADMIN))
905 return -EPERM;
906
e07b1aa8 907 spin_lock_bh(&sky2->phy_lock);
ef743d33
SH		 908 err = gm_phy_write(hw, sky2->port, data->reg_num & 0x1f,
909 data->val_in);
e07b1aa8 910 spin_unlock_bh(&sky2->phy_lock);
ef743d33
SH		 911 break;
912 }
913 return err;
914}
915
d1f13708
SH		 916#ifdef SKY2_VLAN_TAG_USED
917static void sky2_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
918{
919 struct sky2_port *sky2 = netdev_priv(dev);
920 struct sky2_hw *hw = sky2->hw;
921 u16 port = sky2->port;
d1f13708 922
302d1252 923 spin_lock_bh(&sky2->tx_lock);
d1f13708
SH		 924
925 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), RX_VLAN_STRIP_ON);
926 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_VLAN_TAG_ON);
927 sky2->vlgrp = grp;
928
302d1252 929 spin_unlock_bh(&sky2->tx_lock);
d1f13708
SH		 930}
931
932static void sky2_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
933{
934 struct sky2_port *sky2 = netdev_priv(dev);
935 struct sky2_hw *hw = sky2->hw;
936 u16 port = sky2->port;
d1f13708 937
302d1252 938 spin_lock_bh(&sky2->tx_lock);
d1f13708
SH		 939
940 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), RX_VLAN_STRIP_OFF);
941 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_VLAN_TAG_OFF);
942 if (sky2->vlgrp)
943 sky2->vlgrp->vlan_devices[vid] = NULL;
944
302d1252 945 spin_unlock_bh(&sky2->tx_lock);
d1f13708
SH		 946}
947#endif
948
82788c7a
SH		 949/*
950 * It appears the hardware has a bug in the FIFO logic that
951 * cause it to hang if the FIFO gets overrun and the receive buffer
952 * is not aligned. ALso alloc_skb() won't align properly if slab
953 * debugging is enabled.
954 */
955static inline struct sk_buff *sky2_alloc_skb(unsigned int size, gfp_t gfp_mask)
956{
957 struct sk_buff *skb;
958
959 skb = alloc_skb(size + RX_SKB_ALIGN, gfp_mask);
960 if (likely(skb)) {
961 unsigned long p = (unsigned long) skb->data;
4a15d56f 962 skb_reserve(skb, ALIGN(p, RX_SKB_ALIGN) - p);
82788c7a
SH		 963 }
964
965 return skb;
966}
967
cd28ab6a
SH		 968/*
969 * Allocate and setup receiver buffer pool.
970 * In case of 64 bit dma, there are 2X as many list elements
971 * available as ring entries
972 * and need to reserve one list element so we don't wrap around.
973 */
6b1a3aef 974static int sky2_rx_start(struct sky2_port *sky2)
cd28ab6a 975{
6b1a3aef 976 struct sky2_hw *hw = sky2->hw;
6b1a3aef
SH		 977 unsigned rxq = rxqaddr[sky2->port];
978 int i;
a1433ac4 979 unsigned thresh;
cd28ab6a 980
6b1a3aef 981 sky2->rx_put = sky2->rx_next = 0;
af4ed7e6 982 sky2_qset(hw, rxq);
977bdf06
SH		 983
984 if (hw->chip_id == CHIP_ID_YUKON_EC_U && hw->chip_rev >= 2) {
985 /* MAC Rx RAM Read is controlled by hardware */
986 sky2_write32(hw, Q_ADDR(rxq, Q_F), F_M_RX_RAM_DIS);
987 }
988
6b1a3aef
SH		 989 sky2_prefetch_init(hw, rxq, sky2->rx_le_map, RX_LE_SIZE - 1);
990
991 rx_set_checksum(sky2);
793b883e 992 for (i = 0; i < sky2->rx_pending; i++) {
cd28ab6a 993 struct ring_info *re = sky2->rx_ring + i;
cd28ab6a 994
82788c7a 995 re->skb = sky2_alloc_skb(sky2->rx_bufsize, GFP_KERNEL);
cd28ab6a
SH		 996 if (!re->skb)
997 goto nomem;
998
6b1a3aef 999 re->mapaddr = pci_map_single(hw->pdev, re->skb->data,
734d1868
SH		 1000 sky2->rx_bufsize, PCI_DMA_FROMDEVICE);
1001 sky2_rx_add(sky2, re->mapaddr);
cd28ab6a
SH		 1002 }
1003
a1433ac4
SH		 1004
1005 /*
1006 * The receiver hangs if it receives frames larger than the
1007 * packet buffer. As a workaround, truncate oversize frames, but
1008 * the register is limited to 9 bits, so if you do frames > 2052
1009 * you better get the MTU right!
1010 */
1011 thresh = (sky2->rx_bufsize - 8) / sizeof(u32);
1012 if (thresh > 0x1ff)
1013 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_OFF);
1014 else {
1015 sky2_write16(hw, SK_REG(sky2->port, RX_GMF_TR_THR), thresh);
1016 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_ON);
1017 }
1018
70f1be48 1019
6b1a3aef
SH		 1020 /* Tell chip about available buffers */
1021 sky2_write16(hw, Y2_QADDR(rxq, PREF_UNIT_PUT_IDX), sky2->rx_put);
cd28ab6a
SH		 1022 return 0;
1023nomem:
1024 sky2_rx_clean(sky2);
1025 return -ENOMEM;
1026}
1027
1028/* Bring up network interface. */
1029static int sky2_up(struct net_device *dev)
1030{
1031 struct sky2_port *sky2 = netdev_priv(dev);
1032 struct sky2_hw *hw = sky2->hw;
1033 unsigned port = sky2->port;
e07b1aa8 1034 u32 ramsize, rxspace, imask;
ee7abb04 1035 int cap, err = -ENOMEM;
843a46f4 1036 struct net_device *otherdev = hw->dev[sky2->port^1];
cd28ab6a 1037
ee7abb04
SH		 1038 /*
1039 * On dual port PCI-X card, there is an problem where status
1040 * can be received out of order due to split transactions
843a46f4 1041 */
ee7abb04
SH		 1042 if (otherdev && netif_running(otherdev) &&
1043 (cap = pci_find_capability(hw->pdev, PCI_CAP_ID_PCIX))) {
1044 struct sky2_port *osky2 = netdev_priv(otherdev);
1045 u16 cmd;
1046
1047 cmd = sky2_pci_read16(hw, cap + PCI_X_CMD);
1048 cmd &= ~PCI_X_CMD_MAX_SPLIT;
1049 sky2_pci_write16(hw, cap + PCI_X_CMD, cmd);
1050
1051 sky2->rx_csum = 0;
1052 osky2->rx_csum = 0;
1053 }
843a46f4 1054
cd28ab6a
SH		 1055 if (netif_msg_ifup(sky2))
1056 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
1057
1058 /* must be power of 2 */
1059 sky2->tx_le = pci_alloc_consistent(hw->pdev,
793b883e
SH		 1060 TX_RING_SIZE *
1061 sizeof(struct sky2_tx_le),
cd28ab6a
SH		 1062 &sky2->tx_le_map);
1063 if (!sky2->tx_le)
1064 goto err_out;
1065
6cdbbdf3 1066 sky2->tx_ring = kcalloc(TX_RING_SIZE, sizeof(struct tx_ring_info),
cd28ab6a
SH		 1067 GFP_KERNEL);
1068 if (!sky2->tx_ring)
1069 goto err_out;
1070 sky2->tx_prod = sky2->tx_cons = 0;
cd28ab6a
SH		 1071
1072 sky2->rx_le = pci_alloc_consistent(hw->pdev, RX_LE_BYTES,
1073 &sky2->rx_le_map);
1074 if (!sky2->rx_le)
1075 goto err_out;
1076 memset(sky2->rx_le, 0, RX_LE_BYTES);
1077
6cdbbdf3 1078 sky2->rx_ring = kcalloc(sky2->rx_pending, sizeof(struct ring_info),
cd28ab6a
SH		 1079 GFP_KERNEL);
1080 if (!sky2->rx_ring)
1081 goto err_out;
1082
1083 sky2_mac_init(hw, port);
1084
1c28f6ba
SH		 1085 /* Determine available ram buffer space (in 4K blocks).
1086 * Note: not sure about the FE setting below yet
1087 */
1088 if (hw->chip_id == CHIP_ID_YUKON_FE)
1089 ramsize = 4;
1090 else
1091 ramsize = sky2_read8(hw, B2_E_0);
1092
1093 /* Give transmitter one third (rounded up) */
1094 rxspace = ramsize - (ramsize + 2) / 3;
cd28ab6a 1095
cd28ab6a 1096 sky2_ramset(hw, rxqaddr[port], 0, rxspace);
1c28f6ba 1097 sky2_ramset(hw, txqaddr[port], rxspace, ramsize);
cd28ab6a 1098
793b883e
SH		 1099 /* Make sure SyncQ is disabled */
1100 sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL),
1101 RB_RST_SET);
1102
af4ed7e6 1103 sky2_qset(hw, txqaddr[port]);
5a5b1ea0 1104
977bdf06
SH		 1105 /* Set almost empty threshold */
1106 if (hw->chip_id == CHIP_ID_YUKON_EC_U && hw->chip_rev == 1)
1107 sky2_write16(hw, Q_ADDR(txqaddr[port], Q_AL), 0x1a0);
5a5b1ea0 1108
6b1a3aef
SH		 1109 sky2_prefetch_init(hw, txqaddr[port], sky2->tx_le_map,
1110 TX_RING_SIZE - 1);
cd28ab6a 1111
6b1a3aef 1112 err = sky2_rx_start(sky2);
cd28ab6a
SH		 1113 if (err)
1114 goto err_out;
1115
cd28ab6a 1116 /* Enable interrupts from phy/mac for port */
e07b1aa8 1117 imask = sky2_read32(hw, B0_IMSK);
f4ea431b 1118 imask |= portirq_msk[port];
e07b1aa8
SH		 1119 sky2_write32(hw, B0_IMSK, imask);
1120
cd28ab6a
SH		 1121 return 0;
1122
1123err_out:
1b537565 1124 if (sky2->rx_le) {
cd28ab6a
SH		 1125 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1126 sky2->rx_le, sky2->rx_le_map);
1b537565
SH		 1127 sky2->rx_le = NULL;
1128 }
1129 if (sky2->tx_le) {
cd28ab6a
SH		 1130 pci_free_consistent(hw->pdev,
1131 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1132 sky2->tx_le, sky2->tx_le_map);
1b537565
SH		 1133 sky2->tx_le = NULL;
1134 }
1135 kfree(sky2->tx_ring);
1136 kfree(sky2->rx_ring);
cd28ab6a 1137
1b537565
SH		 1138 sky2->tx_ring = NULL;
1139 sky2->rx_ring = NULL;
cd28ab6a
SH		 1140 return err;
1141}
1142
793b883e
SH		 1143/* Modular subtraction in ring */
1144static inline int tx_dist(unsigned tail, unsigned head)
1145{
cb5d9547 1146 return (head - tail) & (TX_RING_SIZE - 1);
793b883e 1147}
cd28ab6a 1148
793b883e
SH		 1149/* Number of list elements available for next tx */
1150static inline int tx_avail(const struct sky2_port *sky2)
cd28ab6a 1151{
793b883e 1152 return sky2->tx_pending - tx_dist(sky2->tx_cons, sky2->tx_prod);
cd28ab6a
SH		 1153}
1154
793b883e 1155/* Estimate of number of transmit list elements required */
28bd181a 1156static unsigned tx_le_req(const struct sk_buff *skb)
cd28ab6a 1157{
793b883e
SH		 1158 unsigned count;
1159
1160 count = sizeof(dma_addr_t) / sizeof(u32);
1161 count += skb_shinfo(skb)->nr_frags * count;
1162
89114afd 1163 if (skb_is_gso(skb))
793b883e
SH		 1164 ++count;
1165
0e3ff6aa 1166 if (skb->ip_summed == CHECKSUM_HW)
793b883e
SH		 1167 ++count;
1168
1169 return count;
cd28ab6a
SH		 1170}
1171
793b883e
SH		 1172/*
1173 * Put one packet in ring for transmit.
1174 * A single packet can generate multiple list elements, and
1175 * the number of ring elements will probably be less than the number
1176 * of list elements used.
f2e46561
SH		 1177 *
1178 * No BH disabling for tx_lock here (like tg3)
793b883e 1179 */
cd28ab6a
SH		 1180static int sky2_xmit_frame(struct sk_buff *skb, struct net_device *dev)
1181{
1182 struct sky2_port *sky2 = netdev_priv(dev);
1183 struct sky2_hw *hw = sky2->hw;
d1f13708 1184 struct sky2_tx_le *le = NULL;
6cdbbdf3 1185 struct tx_ring_info *re;
cd28ab6a 1186 unsigned i, len;
b19666d9 1187 int avail;
cd28ab6a
SH		 1188 dma_addr_t mapping;
1189 u32 addr64;
1190 u16 mss;
1191 u8 ctrl;
1192
302d1252
SH		 1193 /* No BH disabling for tx_lock here. We are running in BH disabled
1194 * context and TX reclaim runs via poll inside of a software
1195 * interrupt, and no related locks in IRQ processing.
1196 */
f2e46561 1197 if (!spin_trylock(&sky2->tx_lock))
cd28ab6a
SH		 1198 return NETDEV_TX_LOCKED;
1199
793b883e 1200 if (unlikely(tx_avail(sky2) < tx_le_req(skb))) {
8c463ef7
SH		 1201 /* There is a known but harmless race with lockless tx
1202 * and netif_stop_queue.
1203 */
1204 if (!netif_queue_stopped(dev)) {
1205 netif_stop_queue(dev);
3be92a70
SH		 1206 if (net_ratelimit())
1207 printk(KERN_WARNING PFX "%s: ring full when queue awake!\n",
1208 dev->name);
8c463ef7 1209 }
f2e46561 1210 spin_unlock(&sky2->tx_lock);
cd28ab6a 1211
cd28ab6a
SH		 1212 return NETDEV_TX_BUSY;
1213 }
1214
793b883e 1215 if (unlikely(netif_msg_tx_queued(sky2)))
cd28ab6a
SH		 1216 printk(KERN_DEBUG "%s: tx queued, slot %u, len %d\n",
1217 dev->name, sky2->tx_prod, skb->len);
1218
cd28ab6a
SH		 1219 len = skb_headlen(skb);
1220 mapping = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
a018e330 1221 addr64 = high32(mapping);
793b883e
SH		 1222
1223 re = sky2->tx_ring + sky2->tx_prod;
1224
a018e330
SH		 1225 /* Send high bits if changed or crosses boundary */
1226 if (addr64 != sky2->tx_addr64 || high32(mapping + len) != sky2->tx_addr64) {
793b883e
SH		 1227 le = get_tx_le(sky2);
1228 le->tx.addr = cpu_to_le32(addr64);
1229 le->ctrl = 0;
1230 le->opcode = OP_ADDR64 | HW_OWNER;
a018e330 1231 sky2->tx_addr64 = high32(mapping + len);
793b883e 1232 }
cd28ab6a
SH		 1233
1234 /* Check for TCP Segmentation Offload */
7967168c 1235 mss = skb_shinfo(skb)->gso_size;
793b883e 1236 if (mss != 0) {
cd28ab6a
SH		 1237 /* just drop the packet if non-linear expansion fails */
1238 if (skb_header_cloned(skb) &&
1239 pskb_expand_head(skb, 0, 0, GFP_ATOMIC)) {
15240072 1240 dev_kfree_skb(skb);
793b883e 1241 goto out_unlock;
cd28ab6a
SH		 1242 }
1243
1244 mss += ((skb->h.th->doff - 5) * 4); /* TCP options */
1245 mss += (skb->nh.iph->ihl * 4) + sizeof(struct tcphdr);
1246 mss += ETH_HLEN;
793b883e 1247 }
cd28ab6a 1248
793b883e 1249 if (mss != sky2->tx_last_mss) {
cd28ab6a
SH		 1250 le = get_tx_le(sky2);
1251 le->tx.tso.size = cpu_to_le16(mss);
793b883e 1252 le->tx.tso.rsvd = 0;
cd28ab6a 1253 le->opcode = OP_LRGLEN | HW_OWNER;
cd28ab6a 1254 le->ctrl = 0;
793b883e 1255 sky2->tx_last_mss = mss;
cd28ab6a
SH		 1256 }
1257
cd28ab6a 1258 ctrl = 0;
d1f13708
SH		 1259#ifdef SKY2_VLAN_TAG_USED
1260 /* Add VLAN tag, can piggyback on LRGLEN or ADDR64 */
1261 if (sky2->vlgrp && vlan_tx_tag_present(skb)) {
1262 if (!le) {
1263 le = get_tx_le(sky2);
1264 le->tx.addr = 0;
1265 le->opcode = OP_VLAN|HW_OWNER;
1266 le->ctrl = 0;
1267 } else
1268 le->opcode |= OP_VLAN;
1269 le->length = cpu_to_be16(vlan_tx_tag_get(skb));
1270 ctrl |= INS_VLAN;
1271 }
1272#endif
1273
1274 /* Handle TCP checksum offload */
cd28ab6a 1275 if (skb->ip_summed == CHECKSUM_HW) {
793b883e
SH		 1276 u16 hdr = skb->h.raw - skb->data;
1277 u16 offset = hdr + skb->csum;
cd28ab6a
SH		 1278
1279 ctrl = CALSUM | WR_SUM | INIT_SUM | LOCK_SUM;
1280 if (skb->nh.iph->protocol == IPPROTO_UDP)
1281 ctrl |= UDPTCP;
1282
1283 le = get_tx_le(sky2);
1284 le->tx.csum.start = cpu_to_le16(hdr);
793b883e
SH		 1285 le->tx.csum.offset = cpu_to_le16(offset);
1286 le->length = 0; /* initial checksum value */
cd28ab6a 1287 le->ctrl = 1; /* one packet */
793b883e 1288 le->opcode = OP_TCPLISW | HW_OWNER;
cd28ab6a
SH		 1289 }
1290
1291 le = get_tx_le(sky2);
1292 le->tx.addr = cpu_to_le32((u32) mapping);
1293 le->length = cpu_to_le16(len);
1294 le->ctrl = ctrl;
793b883e 1295 le->opcode = mss ? (OP_LARGESEND | HW_OWNER) : (OP_PACKET | HW_OWNER);
cd28ab6a 1296
793b883e 1297 /* Record the transmit mapping info */
cd28ab6a 1298 re->skb = skb;
6cdbbdf3 1299 pci_unmap_addr_set(re, mapaddr, mapping);
cd28ab6a
SH		 1300
1301 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
1302 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
6cdbbdf3 1303 struct tx_ring_info *fre;
cd28ab6a
SH		 1304
1305 mapping = pci_map_page(hw->pdev, frag->page, frag->page_offset,
1306 frag->size, PCI_DMA_TODEVICE);
a036119f 1307 addr64 = high32(mapping);
793b883e
SH		 1308 if (addr64 != sky2->tx_addr64) {
1309 le = get_tx_le(sky2);
1310 le->tx.addr = cpu_to_le32(addr64);
1311 le->ctrl = 0;
1312 le->opcode = OP_ADDR64 | HW_OWNER;
1313 sky2->tx_addr64 = addr64;
cd28ab6a
SH		 1314 }
1315
1316 le = get_tx_le(sky2);
1317 le->tx.addr = cpu_to_le32((u32) mapping);
1318 le->length = cpu_to_le16(frag->size);
1319 le->ctrl = ctrl;
793b883e 1320 le->opcode = OP_BUFFER | HW_OWNER;
cd28ab6a 1321
793b883e 1322 fre = sky2->tx_ring
cb5d9547 1323 + RING_NEXT((re - sky2->tx_ring) + i, TX_RING_SIZE);
6cdbbdf3 1324 pci_unmap_addr_set(fre, mapaddr, mapping);
cd28ab6a 1325 }
6cdbbdf3 1326
793b883e 1327 re->idx = sky2->tx_prod;
cd28ab6a
SH		 1328 le->ctrl |= EOP;
1329
b19666d9
SH		 1330 avail = tx_avail(sky2);
1331 if (mss != 0 || avail < TX_MIN_PENDING) {
1332 le->ctrl |= FRC_STAT;
1333 if (avail <= MAX_SKB_TX_LE)
1334 netif_stop_queue(dev);
1335 }
1336
290d4de5 1337 sky2_put_idx(hw, txqaddr[sky2->port], sky2->tx_prod);
cd28ab6a 1338
793b883e 1339out_unlock:
f2e46561 1340 spin_unlock(&sky2->tx_lock);
cd28ab6a
SH		 1341
1342 dev->trans_start = jiffies;
1343 return NETDEV_TX_OK;
1344}
1345
cd28ab6a 1346/*
793b883e
SH		 1347 * Free ring elements from starting at tx_cons until "done"
1348 *
1349 * NB: the hardware will tell us about partial completion of multi-part
d571b694 1350 * buffers; these are deferred until completion.
cd28ab6a 1351 */
d11c13e7 1352static void sky2_tx_complete(struct sky2_port *sky2, u16 done)
cd28ab6a 1353{
d11c13e7 1354 struct net_device *dev = sky2->netdev;
af2a58ac
SH		 1355 struct pci_dev *pdev = sky2->hw->pdev;
1356 u16 nxt, put;
793b883e 1357 unsigned i;
cd28ab6a 1358
0e3ff6aa 1359 BUG_ON(done >= TX_RING_SIZE);
2224795d 1360
d11c13e7 1361 if (unlikely(netif_msg_tx_done(sky2)))
d571b694 1362 printk(KERN_DEBUG "%s: tx done, up to %u\n",
d11c13e7 1363 dev->name, done);
cd28ab6a 1364
af2a58ac
SH		 1365 for (put = sky2->tx_cons; put != done; put = nxt) {
1366 struct tx_ring_info *re = sky2->tx_ring + put;
1367 struct sk_buff *skb = re->skb;
cd28ab6a 1368
d89e1343 1369 nxt = re->idx;
af2a58ac 1370 BUG_ON(nxt >= TX_RING_SIZE);
d70cd51a 1371 prefetch(sky2->tx_ring + nxt);
cd28ab6a 1372
793b883e 1373 /* Check for partial status */
af2a58ac
SH		 1374 if (tx_dist(put, done) < tx_dist(put, nxt))
1375 break;
793b883e
SH		 1376
1377 skb = re->skb;
af2a58ac 1378 pci_unmap_single(pdev, pci_unmap_addr(re, mapaddr),
734d1868 1379 skb_headlen(skb), PCI_DMA_TODEVICE);
793b883e
SH		 1380
1381 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
6cdbbdf3 1382 struct tx_ring_info *fre;
cb5d9547 1383 fre = sky2->tx_ring + RING_NEXT(put + i, TX_RING_SIZE);
af2a58ac 1384 pci_unmap_page(pdev, pci_unmap_addr(fre, mapaddr),
d89e1343 1385 skb_shinfo(skb)->frags[i].size,
734d1868 1386 PCI_DMA_TODEVICE);
cd28ab6a
SH		 1387 }
1388
15240072 1389 dev_kfree_skb(skb);
793b883e 1390 }
793b883e 1391
af2a58ac 1392 sky2->tx_cons = put;
8f24664d 1393 if (tx_avail(sky2) > MAX_SKB_TX_LE)
cd28ab6a 1394 netif_wake_queue(dev);
cd28ab6a
SH		 1395}
1396
1397/* Cleanup all untransmitted buffers, assume transmitter not running */
13b97b74 1398static void sky2_tx_clean(struct sky2_port *sky2)
cd28ab6a 1399{
302d1252 1400 spin_lock_bh(&sky2->tx_lock);
d11c13e7 1401 sky2_tx_complete(sky2, sky2->tx_prod);
302d1252 1402 spin_unlock_bh(&sky2->tx_lock);
cd28ab6a
SH		 1403}
1404
1405/* Network shutdown */
1406static int sky2_down(struct net_device *dev)
1407{
1408 struct sky2_port *sky2 = netdev_priv(dev);
1409 struct sky2_hw *hw = sky2->hw;
1410 unsigned port = sky2->port;
1411 u16 ctrl;
e07b1aa8 1412 u32 imask;
cd28ab6a 1413
1b537565
SH		 1414 /* Never really got started! */
1415 if (!sky2->tx_le)
1416 return 0;
1417
cd28ab6a
SH		 1418 if (netif_msg_ifdown(sky2))
1419 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
1420
018d1c66 1421 /* Stop more packets from being queued */
cd28ab6a
SH		 1422 netif_stop_queue(dev);
1423
793b883e
SH		 1424 sky2_phy_reset(hw, port);
1425
cd28ab6a
SH		 1426 /* Stop transmitter */
1427 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_STOP);
1428 sky2_read32(hw, Q_ADDR(txqaddr[port], Q_CSR));
1429
1430 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
793b883e 1431 RB_RST_SET | RB_DIS_OP_MD);
cd28ab6a
SH		 1432
1433 ctrl = gma_read16(hw, port, GM_GP_CTRL);
793b883e 1434 ctrl &= ~(GM_GPCR_TX_ENA | GM_GPCR_RX_ENA);
cd28ab6a
SH		 1435 gma_write16(hw, port, GM_GP_CTRL, ctrl);
1436
1437 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
1438
1439 /* Workaround shared GMAC reset */
793b883e
SH		 1440 if (!(hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0
1441 && port == 0 && hw->dev[1] && netif_running(hw->dev[1])))
cd28ab6a
SH		 1442 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
1443
1444 /* Disable Force Sync bit and Enable Alloc bit */
1445 sky2_write8(hw, SK_REG(port, TXA_CTRL),
1446 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
1447
1448 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
1449 sky2_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
1450 sky2_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
1451
1452 /* Reset the PCI FIFO of the async Tx queue */
793b883e
SH		 1453 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR),
1454 BMU_RST_SET | BMU_FIFO_RST);
cd28ab6a
SH		 1455
1456 /* Reset the Tx prefetch units */
1457 sky2_write32(hw, Y2_QADDR(txqaddr[port], PREF_UNIT_CTRL),
1458 PREF_UNIT_RST_SET);
1459
1460 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
1461
6b1a3aef 1462 sky2_rx_stop(sky2);
cd28ab6a
SH		 1463
1464 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
1465 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
1466
e07b1aa8
SH		 1467 /* Disable port IRQ */
1468 imask = sky2_read32(hw, B0_IMSK);
f4ea431b 1469 imask &= ~portirq_msk[port];
e07b1aa8
SH		 1470 sky2_write32(hw, B0_IMSK, imask);
1471
d571b694 1472 /* turn off LED's */
cd28ab6a
SH		 1473 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
1474
018d1c66
SH		 1475 synchronize_irq(hw->pdev->irq);
1476
cd28ab6a
SH		 1477 sky2_tx_clean(sky2);
1478 sky2_rx_clean(sky2);
1479
1480 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1481 sky2->rx_le, sky2->rx_le_map);
1482 kfree(sky2->rx_ring);
1483
1484 pci_free_consistent(hw->pdev,
1485 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1486 sky2->tx_le, sky2->tx_le_map);
1487 kfree(sky2->tx_ring);
1488
1b537565
SH		 1489 sky2->tx_le = NULL;
1490 sky2->rx_le = NULL;
1491
1492 sky2->rx_ring = NULL;
1493 sky2->tx_ring = NULL;
1494
cd28ab6a
SH		 1495 return 0;
1496}
1497
1498static u16 sky2_phy_speed(const struct sky2_hw *hw, u16 aux)
1499{
793b883e
SH		 1500 if (!hw->copper)
1501 return SPEED_1000;
1502
cd28ab6a
SH		 1503 if (hw->chip_id == CHIP_ID_YUKON_FE)
1504 return (aux & PHY_M_PS_SPEED_100) ? SPEED_100 : SPEED_10;
1505
1506 switch (aux & PHY_M_PS_SPEED_MSK) {
1507 case PHY_M_PS_SPEED_1000:
1508 return SPEED_1000;
1509 case PHY_M_PS_SPEED_100:
1510 return SPEED_100;
1511 default:
1512 return SPEED_10;
1513 }
1514}
1515
1516static void sky2_link_up(struct sky2_port *sky2)
1517{
1518 struct sky2_hw *hw = sky2->hw;
1519 unsigned port = sky2->port;
1520 u16 reg;
1521
1522 /* Enable Transmit FIFO Underrun */
793b883e 1523 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
cd28ab6a
SH		 1524
1525 reg = gma_read16(hw, port, GM_GP_CTRL);
6f4c56b2
SH		 1526 if (sky2->autoneg == AUTONEG_DISABLE) {
1527 reg |= GM_GPCR_AU_ALL_DIS;
1528
1529 /* Is write/read necessary? Copied from sky2_mac_init */
1530 gma_write16(hw, port, GM_GP_CTRL, reg);
1531 gma_read16(hw, port, GM_GP_CTRL);
1532
1533 switch (sky2->speed) {
1534 case SPEED_1000:
1535 reg &= ~GM_GPCR_SPEED_100;
1536 reg |= GM_GPCR_SPEED_1000;
1537 break;
1538 case SPEED_100:
1539 reg &= ~GM_GPCR_SPEED_1000;
1540 reg |= GM_GPCR_SPEED_100;
1541 break;
1542 case SPEED_10:
1543 reg &= ~(GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100);
1544 break;
1545 }
1546 } else
1547 reg &= ~GM_GPCR_AU_ALL_DIS;
1548
cd28ab6a
SH		 1549 if (sky2->duplex == DUPLEX_FULL || sky2->autoneg == AUTONEG_ENABLE)
1550 reg |= GM_GPCR_DUP_FULL;
1551
cd28ab6a
SH		 1552 /* enable Rx/Tx */
1553 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
1554 gma_write16(hw, port, GM_GP_CTRL, reg);
1555 gma_read16(hw, port, GM_GP_CTRL);
1556
1557 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
1558
1559 netif_carrier_on(sky2->netdev);
1560 netif_wake_queue(sky2->netdev);
1561
1562 /* Turn on link LED */
793b883e 1563 sky2_write8(hw, SK_REG(port, LNK_LED_REG),
cd28ab6a
SH		 1564 LINKLED_ON | LINKLED_BLINK_OFF | LINKLED_LINKSYNC_OFF);
1565
ed6d32c7 1566 if (hw->chip_id == CHIP_ID_YUKON_XL || hw->chip_id == CHIP_ID_YUKON_EC_U) {
793b883e 1567 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
ed6d32c7
SH		 1568 u16 led = PHY_M_LEDC_LOS_CTRL(1); /* link active */
1569
1570 switch(sky2->speed) {
1571 case SPEED_10:
1572 led |= PHY_M_LEDC_INIT_CTRL(7);
1573 break;
1574
1575 case SPEED_100:
1576 led |= PHY_M_LEDC_STA1_CTRL(7);
1577 break;
1578
1579 case SPEED_1000:
1580 led |= PHY_M_LEDC_STA0_CTRL(7);
1581 break;
1582 }
793b883e
SH		 1583
1584 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
ed6d32c7 1585 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, led);
793b883e
SH		 1586 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
1587 }
1588
cd28ab6a
SH		 1589 if (netif_msg_link(sky2))
1590 printk(KERN_INFO PFX
d571b694 1591 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
cd28ab6a
SH		 1592 sky2->netdev->name, sky2->speed,
1593 sky2->duplex == DUPLEX_FULL ? "full" : "half",
1594 (sky2->tx_pause && sky2->rx_pause) ? "both" :
793b883e 1595 sky2->tx_pause ? "tx" : sky2->rx_pause ? "rx" : "none");
cd28ab6a
SH		 1596}
1597
1598static void sky2_link_down(struct sky2_port *sky2)
1599{
1600 struct sky2_hw *hw = sky2->hw;
1601 unsigned port = sky2->port;
1602 u16 reg;
1603
1604 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
1605
1606 reg = gma_read16(hw, port, GM_GP_CTRL);
1607 reg &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
1608 gma_write16(hw, port, GM_GP_CTRL, reg);
1609 gma_read16(hw, port, GM_GP_CTRL); /* PCI post */
1610
1611 if (sky2->rx_pause && !sky2->tx_pause) {
1612 /* restore Asymmetric Pause bit */
1613 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV,
793b883e
SH		 1614 gm_phy_read(hw, port, PHY_MARV_AUNE_ADV)
1615 | PHY_M_AN_ASP);
cd28ab6a
SH		 1616 }
1617
cd28ab6a
SH		 1618 netif_carrier_off(sky2->netdev);
1619 netif_stop_queue(sky2->netdev);
1620
1621 /* Turn on link LED */
1622 sky2_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
1623
1624 if (netif_msg_link(sky2))
1625 printk(KERN_INFO PFX "%s: Link is down.\n", sky2->netdev->name);
1626 sky2_phy_init(hw, port);
1627}
1628
793b883e
SH		 1629static int sky2_autoneg_done(struct sky2_port *sky2, u16 aux)
1630{
1631 struct sky2_hw *hw = sky2->hw;
1632 unsigned port = sky2->port;
1633 u16 lpa;
1634
1635 lpa = gm_phy_read(hw, port, PHY_MARV_AUNE_LP);
1636
1637 if (lpa & PHY_M_AN_RF) {
1638 printk(KERN_ERR PFX "%s: remote fault", sky2->netdev->name);
1639 return -1;
1640 }
1641
1642 if (hw->chip_id != CHIP_ID_YUKON_FE &&
1643 gm_phy_read(hw, port, PHY_MARV_1000T_STAT) & PHY_B_1000S_MSF) {
1644 printk(KERN_ERR PFX "%s: master/slave fault",
1645 sky2->netdev->name);
1646 return -1;
1647 }
1648
1649 if (!(aux & PHY_M_PS_SPDUP_RES)) {
1650 printk(KERN_ERR PFX "%s: speed/duplex mismatch",
1651 sky2->netdev->name);
1652 return -1;
1653 }
1654
1655 sky2->duplex = (aux & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
1656
1657 sky2->speed = sky2_phy_speed(hw, aux);
1658
1659 /* Pause bits are offset (9..8) */
ed6d32c7 1660 if (hw->chip_id == CHIP_ID_YUKON_XL || hw->chip_id == CHIP_ID_YUKON_EC_U)
793b883e
SH		 1661 aux >>= 6;
1662
1663 sky2->rx_pause = (aux & PHY_M_PS_RX_P_EN) != 0;
1664 sky2->tx_pause = (aux & PHY_M_PS_TX_P_EN) != 0;
1665
1666 if ((sky2->tx_pause || sky2->rx_pause)
1667 && !(sky2->speed < SPEED_1000 && sky2->duplex == DUPLEX_HALF))
1668 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
1669 else
1670 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
1671
1672 return 0;
1673}
cd28ab6a 1674
e07b1aa8
SH		 1675/* Interrupt from PHY */
1676static void sky2_phy_intr(struct sky2_hw *hw, unsigned port)
cd28ab6a 1677{
e07b1aa8
SH		 1678 struct net_device *dev = hw->dev[port];
1679 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a
SH		 1680 u16 istatus, phystat;
1681
e07b1aa8
SH		 1682 spin_lock(&sky2->phy_lock);
1683 istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT);
1684 phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
1685
1686 if (!netif_running(dev))
1687 goto out;
cd28ab6a
SH		 1688
1689 if (netif_msg_intr(sky2))
1690 printk(KERN_INFO PFX "%s: phy interrupt status 0x%x 0x%x\n",
1691 sky2->netdev->name, istatus, phystat);
1692
1693 if (istatus & PHY_M_IS_AN_COMPL) {
793b883e
SH		 1694 if (sky2_autoneg_done(sky2, phystat) == 0)
1695 sky2_link_up(sky2);
1696 goto out;
1697 }
cd28ab6a 1698
793b883e
SH		 1699 if (istatus & PHY_M_IS_LSP_CHANGE)
1700 sky2->speed = sky2_phy_speed(hw, phystat);
cd28ab6a 1701
793b883e
SH		 1702 if (istatus & PHY_M_IS_DUP_CHANGE)
1703 sky2->duplex =
1704 (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
cd28ab6a 1705
793b883e
SH		 1706 if (istatus & PHY_M_IS_LST_CHANGE) {
1707 if (phystat & PHY_M_PS_LINK_UP)
cd28ab6a 1708 sky2_link_up(sky2);
793b883e
SH		 1709 else
1710 sky2_link_down(sky2);
cd28ab6a 1711 }
793b883e 1712out:
e07b1aa8 1713 spin_unlock(&sky2->phy_lock);
cd28ab6a
SH		 1714}
1715
302d1252
SH		 1716
1717/* Transmit timeout is only called if we are running, carries is up
1718 * and tx queue is full (stopped).
1719 */
cd28ab6a
SH		 1720static void sky2_tx_timeout(struct net_device *dev)
1721{
1722 struct sky2_port *sky2 = netdev_priv(dev);
8cc048e3
SH		 1723 struct sky2_hw *hw = sky2->hw;
1724 unsigned txq = txqaddr[sky2->port];
8f24664d 1725 u16 report, done;
cd28ab6a
SH		 1726
1727 if (netif_msg_timer(sky2))
1728 printk(KERN_ERR PFX "%s: tx timeout\n", dev->name);
1729
8f24664d
SH		 1730 report = sky2_read16(hw, sky2->port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX);
1731 done = sky2_read16(hw, Q_ADDR(txq, Q_DONE));
cd28ab6a 1732
8f24664d
SH		 1733 printk(KERN_DEBUG PFX "%s: transmit ring %u .. %u report=%u done=%u\n",
1734 dev->name,
1735 sky2->tx_cons, sky2->tx_prod, report, done);
1736
1737 if (report != done) {
1738 printk(KERN_INFO PFX "status burst pending (irq moderation?)\n");
1739
1740 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
1741 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
1742 } else if (report != sky2->tx_cons) {
1743 printk(KERN_INFO PFX "status report lost?\n");
1744
1745 spin_lock_bh(&sky2->tx_lock);
1746 sky2_tx_complete(sky2, report);
1747 spin_unlock_bh(&sky2->tx_lock);
1748 } else {
1749 printk(KERN_INFO PFX "hardware hung? flushing\n");
8cc048e3 1750
8f24664d
SH		 1751 sky2_write32(hw, Q_ADDR(txq, Q_CSR), BMU_STOP);
1752 sky2_write32(hw, Y2_QADDR(txq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
1753
1754 sky2_tx_clean(sky2);
1755
1756 sky2_qset(hw, txq);
1757 sky2_prefetch_init(hw, txq, sky2->tx_le_map, TX_RING_SIZE - 1);
1758 }
cd28ab6a
SH		 1759}
1760
734d1868 1761
70f1be48
SH		 1762/* Want receive buffer size to be multiple of 64 bits
1763 * and incl room for vlan and truncation
1764 */
734d1868
SH		 1765static inline unsigned sky2_buf_size(int mtu)
1766{
4a15d56f 1767 return ALIGN(mtu + ETH_HLEN + VLAN_HLEN, 8) + 8;
734d1868
SH		 1768}
1769
cd28ab6a
SH		 1770static int sky2_change_mtu(struct net_device *dev, int new_mtu)
1771{
6b1a3aef
SH		 1772 struct sky2_port *sky2 = netdev_priv(dev);
1773 struct sky2_hw *hw = sky2->hw;
1774 int err;
1775 u16 ctl, mode;
e07b1aa8 1776 u32 imask;
cd28ab6a
SH		 1777
1778 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
1779 return -EINVAL;
1780
5a5b1ea0
SH		 1781 if (hw->chip_id == CHIP_ID_YUKON_EC_U && new_mtu > ETH_DATA_LEN)
1782 return -EINVAL;
1783
6b1a3aef
SH		 1784 if (!netif_running(dev)) {
1785 dev->mtu = new_mtu;
1786 return 0;
1787 }
1788
e07b1aa8 1789 imask = sky2_read32(hw, B0_IMSK);
6b1a3aef
SH		 1790 sky2_write32(hw, B0_IMSK, 0);
1791
018d1c66
SH		 1792 dev->trans_start = jiffies; /* prevent tx timeout */
1793 netif_stop_queue(dev);
1794 netif_poll_disable(hw->dev[0]);
1795
e07b1aa8
SH		 1796 synchronize_irq(hw->pdev->irq);
1797
6b1a3aef
SH		 1798 ctl = gma_read16(hw, sky2->port, GM_GP_CTRL);
1799 gma_write16(hw, sky2->port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA);
1800 sky2_rx_stop(sky2);
1801 sky2_rx_clean(sky2);
cd28ab6a
SH		 1802
1803 dev->mtu = new_mtu;
734d1868 1804 sky2->rx_bufsize = sky2_buf_size(new_mtu);
6b1a3aef
SH		 1805 mode = DATA_BLIND_VAL(DATA_BLIND_DEF) |
1806 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
1807
1808 if (dev->mtu > ETH_DATA_LEN)
1809 mode |= GM_SMOD_JUMBO_ENA;
1810
1811 gma_write16(hw, sky2->port, GM_SERIAL_MODE, mode);
cd28ab6a 1812
6b1a3aef 1813 sky2_write8(hw, RB_ADDR(rxqaddr[sky2->port], RB_CTRL), RB_ENA_OP_MD);
cd28ab6a 1814
6b1a3aef 1815 err = sky2_rx_start(sky2);
e07b1aa8 1816 sky2_write32(hw, B0_IMSK, imask);
018d1c66 1817
1b537565
SH		 1818 if (err)
1819 dev_close(dev);
1820 else {
1821 gma_write16(hw, sky2->port, GM_GP_CTRL, ctl);
1822
1823 netif_poll_enable(hw->dev[0]);
1824 netif_wake_queue(dev);
1825 }
1826
cd28ab6a
SH		 1827 return err;
1828}
1829
1830/*
1831 * Receive one packet.
1832 * For small packets or errors, just reuse existing skb.
d571b694 1833 * For larger packets, get new buffer.
cd28ab6a 1834 */
d11c13e7 1835static struct sk_buff *sky2_receive(struct sky2_port *sky2,
cd28ab6a
SH		 1836 u16 length, u32 status)
1837{
cd28ab6a 1838 struct ring_info *re = sky2->rx_ring + sky2->rx_next;
79e57d32 1839 struct sk_buff *skb = NULL;
cd28ab6a
SH		 1840
1841 if (unlikely(netif_msg_rx_status(sky2)))
1842 printk(KERN_DEBUG PFX "%s: rx slot %u status 0x%x len %d\n",
d11c13e7 1843 sky2->netdev->name, sky2->rx_next, status, length);
cd28ab6a 1844
793b883e 1845 sky2->rx_next = (sky2->rx_next + 1) % sky2->rx_pending;
d70cd51a 1846 prefetch(sky2->rx_ring + sky2->rx_next);
cd28ab6a 1847
42eeea01 1848 if (status & GMR_FS_ANY_ERR)
cd28ab6a
SH		 1849 goto error;
1850
42eeea01
SH		 1851 if (!(status & GMR_FS_RX_OK))
1852 goto resubmit;
1853
70f1be48 1854 if (length > sky2->netdev->mtu + ETH_HLEN)
6e15b712
SH		 1855 goto oversize;
1856
bdb5c58e 1857 if (length < copybreak) {
79e57d32
SH		 1858 skb = alloc_skb(length + 2, GFP_ATOMIC);
1859 if (!skb)
793b883e
SH		 1860 goto resubmit;
1861
79e57d32 1862 skb_reserve(skb, 2);
793b883e
SH		 1863 pci_dma_sync_single_for_cpu(sky2->hw->pdev, re->mapaddr,
1864 length, PCI_DMA_FROMDEVICE);
79e57d32 1865 memcpy(skb->data, re->skb->data, length);
d11c13e7
SH		 1866 skb->ip_summed = re->skb->ip_summed;
1867 skb->csum = re->skb->csum;
793b883e
SH		 1868 pci_dma_sync_single_for_device(sky2->hw->pdev, re->mapaddr,
1869 length, PCI_DMA_FROMDEVICE);
793b883e 1870 } else {
79e57d32
SH		 1871 struct sk_buff *nskb;
1872
82788c7a 1873 nskb = sky2_alloc_skb(sky2->rx_bufsize, GFP_ATOMIC);
793b883e
SH		 1874 if (!nskb)
1875 goto resubmit;
cd28ab6a 1876
793b883e 1877 skb = re->skb;
79e57d32 1878 re->skb = nskb;
793b883e 1879 pci_unmap_single(sky2->hw->pdev, re->mapaddr,
734d1868 1880 sky2->rx_bufsize, PCI_DMA_FROMDEVICE);
793b883e 1881 prefetch(skb->data);
cd28ab6a 1882
793b883e 1883 re->mapaddr = pci_map_single(sky2->hw->pdev, nskb->data,
734d1868 1884 sky2->rx_bufsize, PCI_DMA_FROMDEVICE);
793b883e 1885 }
cd28ab6a 1886
79e57d32 1887 skb_put(skb, length);
793b883e 1888resubmit:
d11c13e7 1889 re->skb->ip_summed = CHECKSUM_NONE;
734d1868 1890 sky2_rx_add(sky2, re->mapaddr);
79e57d32 1891
bea86103 1892 /* Tell receiver about new buffers. */
290d4de5 1893 sky2_put_idx(sky2->hw, rxqaddr[sky2->port], sky2->rx_put);
bea86103 1894
cd28ab6a
SH		 1895 return skb;
1896
6e15b712
SH		 1897oversize:
1898 ++sky2->net_stats.rx_over_errors;
1899 goto resubmit;
1900
cd28ab6a 1901error:
6e15b712
SH		 1902 ++sky2->net_stats.rx_errors;
1903
3be92a70 1904 if (netif_msg_rx_err(sky2) && net_ratelimit())
cd28ab6a
SH		 1905 printk(KERN_INFO PFX "%s: rx error, status 0x%x length %d\n",
1906 sky2->netdev->name, status, length);
793b883e
SH		 1907
1908 if (status & (GMR_FS_LONG_ERR | GMR_FS_UN_SIZE))
cd28ab6a
SH		 1909 sky2->net_stats.rx_length_errors++;
1910 if (status & GMR_FS_FRAGMENT)
1911 sky2->net_stats.rx_frame_errors++;
1912 if (status & GMR_FS_CRC_ERR)
1913 sky2->net_stats.rx_crc_errors++;
793b883e
SH		 1914 if (status & GMR_FS_RX_FF_OV)
1915 sky2->net_stats.rx_fifo_errors++;
79e57d32 1916
793b883e 1917 goto resubmit;
cd28ab6a
SH		 1918}
1919
e07b1aa8
SH		 1920/* Transmit complete */
1921static inline void sky2_tx_done(struct net_device *dev, u16 last)
13b97b74 1922{
e07b1aa8 1923 struct sky2_port *sky2 = netdev_priv(dev);
302d1252 1924
e07b1aa8
SH		 1925 if (netif_running(dev)) {
1926 spin_lock(&sky2->tx_lock);
1927 sky2_tx_complete(sky2, last);
1928 spin_unlock(&sky2->tx_lock);
2224795d 1929 }
cd28ab6a
SH		 1930}
1931
86fba634
SH		 1932/* Is status ring empty or is there more to do? */
1933static inline int sky2_more_work(const struct sky2_hw *hw)
1934{
1935 return (hw->st_idx != sky2_read16(hw, STAT_PUT_IDX));
1936}
1937
e07b1aa8
SH		 1938/* Process status response ring */
1939static int sky2_status_intr(struct sky2_hw *hw, int to_do)
cd28ab6a 1940{
e07b1aa8 1941 int work_done = 0;
e71ebd73 1942 u16 hwidx = sky2_read16(hw, STAT_PUT_IDX);
a8fd6266 1943
af2a58ac 1944 rmb();
bea86103 1945
e71ebd73 1946 while (hw->st_idx != hwidx) {
13210ce5
SH		 1947 struct sky2_status_le *le = hw->st_le + hw->st_idx;
1948 struct net_device *dev;
d11c13e7 1949 struct sky2_port *sky2;
cd28ab6a 1950 struct sk_buff *skb;
cd28ab6a
SH		 1951 u32 status;
1952 u16 length;
1953
cb5d9547 1954 hw->st_idx = RING_NEXT(hw->st_idx, STATUS_RING_SIZE);
bea86103 1955
e71ebd73
SH		 1956 BUG_ON(le->link >= 2);
1957 dev = hw->dev[le->link];
13210ce5
SH		 1958
1959 sky2 = netdev_priv(dev);
e07b1aa8
SH		 1960 length = le->length;
1961 status = le->status;
cd28ab6a 1962
e71ebd73 1963 switch (le->opcode & ~HW_OWNER) {
cd28ab6a 1964 case OP_RXSTAT:
d11c13e7 1965 skb = sky2_receive(sky2, length, status);
d1f13708
SH		 1966 if (!skb)
1967 break;
13210ce5
SH		 1968
1969 skb->dev = dev;
1970 skb->protocol = eth_type_trans(skb, dev);
1971 dev->last_rx = jiffies;
1972
d1f13708
SH		 1973#ifdef SKY2_VLAN_TAG_USED
1974 if (sky2->vlgrp && (status & GMR_FS_VLAN)) {
1975 vlan_hwaccel_receive_skb(skb,
1976 sky2->vlgrp,
1977 be16_to_cpu(sky2->rx_tag));
1978 } else
1979#endif
cd28ab6a 1980 netif_receive_skb(skb);
13210ce5
SH		 1981
1982 if (++work_done >= to_do)
1983 goto exit_loop;
cd28ab6a
SH		 1984 break;
1985
d1f13708
SH		 1986#ifdef SKY2_VLAN_TAG_USED
1987 case OP_RXVLAN:
1988 sky2->rx_tag = length;
1989 break;
1990
1991 case OP_RXCHKSVLAN:
1992 sky2->rx_tag = length;
1993 /* fall through */
1994#endif
cd28ab6a 1995 case OP_RXCHKS:
d11c13e7
SH		 1996 skb = sky2->rx_ring[sky2->rx_next].skb;
1997 skb->ip_summed = CHECKSUM_HW;
1998 skb->csum = le16_to_cpu(status);
cd28ab6a
SH		 1999 break;
2000
2001 case OP_TXINDEXLE:
13b97b74 2002 /* TX index reports status for both ports */
f55925d7
SH		 2003 BUILD_BUG_ON(TX_RING_SIZE > 0x1000);
2004 sky2_tx_done(hw->dev[0], status & 0xfff);
e07b1aa8
SH		 2005 if (hw->dev[1])
2006 sky2_tx_done(hw->dev[1],
2007 ((status >> 24) & 0xff)
2008 | (u16)(length & 0xf) << 8);
cd28ab6a
SH		 2009 break;
2010
cd28ab6a
SH		 2011 default:
2012 if (net_ratelimit())
793b883e 2013 printk(KERN_WARNING PFX
e71ebd73
SH		 2014 "unknown status opcode 0x%x\n", le->opcode);
2015 goto exit_loop;
cd28ab6a 2016 }
13210ce5 2017 }
cd28ab6a 2018
13210ce5 2019exit_loop:
e07b1aa8 2020 return work_done;
cd28ab6a
SH		 2021}
2022
2023static void sky2_hw_error(struct sky2_hw *hw, unsigned port, u32 status)
2024{
2025 struct net_device *dev = hw->dev[port];
2026
3be92a70
SH		 2027 if (net_ratelimit())
2028 printk(KERN_INFO PFX "%s: hw error interrupt status 0x%x\n",
2029 dev->name, status);
cd28ab6a
SH		 2030
2031 if (status & Y2_IS_PAR_RD1) {
3be92a70
SH		 2032 if (net_ratelimit())
2033 printk(KERN_ERR PFX "%s: ram data read parity error\n",
2034 dev->name);
cd28ab6a
SH		 2035 /* Clear IRQ */
2036 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_RD_PERR);
2037 }
2038
2039 if (status & Y2_IS_PAR_WR1) {
3be92a70
SH		 2040 if (net_ratelimit())
2041 printk(KERN_ERR PFX "%s: ram data write parity error\n",
2042 dev->name);
cd28ab6a
SH		 2043
2044 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_WR_PERR);
2045 }
2046
2047 if (status & Y2_IS_PAR_MAC1) {
3be92a70
SH		 2048 if (net_ratelimit())
2049 printk(KERN_ERR PFX "%s: MAC parity error\n", dev->name);
cd28ab6a
SH		 2050 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_PE);
2051 }
2052
2053 if (status & Y2_IS_PAR_RX1) {
3be92a70
SH		 2054 if (net_ratelimit())
2055 printk(KERN_ERR PFX "%s: RX parity error\n", dev->name);
cd28ab6a
SH		 2056 sky2_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), BMU_CLR_IRQ_PAR);
2057 }
2058
2059 if (status & Y2_IS_TCP_TXA1) {
3be92a70
SH		 2060 if (net_ratelimit())
2061 printk(KERN_ERR PFX "%s: TCP segmentation error\n",
2062 dev->name);
cd28ab6a
SH		 2063 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_CLR_IRQ_TCP);
2064 }
2065}
2066
2067static void sky2_hw_intr(struct sky2_hw *hw)
2068{
2069 u32 status = sky2_read32(hw, B0_HWE_ISRC);
2070
793b883e 2071 if (status & Y2_IS_TIST_OV)
cd28ab6a 2072 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2073
2074 if (status & (Y2_IS_MST_ERR | Y2_IS_IRQ_STAT)) {
793b883e
SH		 2075 u16 pci_err;
2076
56a645cc 2077 pci_err = sky2_pci_read16(hw, PCI_STATUS);
3be92a70
SH		 2078 if (net_ratelimit())
2079 printk(KERN_ERR PFX "%s: pci hw error (0x%x)\n",
2080 pci_name(hw->pdev), pci_err);
cd28ab6a
SH		 2081
2082 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
56a645cc 2083 sky2_pci_write16(hw, PCI_STATUS,
793b883e 2084 pci_err | PCI_STATUS_ERROR_BITS);
cd28ab6a
SH		 2085 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2086 }
2087
2088 if (status & Y2_IS_PCI_EXP) {
d571b694 2089 /* PCI-Express uncorrectable Error occurred */
793b883e
SH		 2090 u32 pex_err;
2091
56a645cc 2092 pex_err = sky2_pci_read32(hw, PEX_UNC_ERR_STAT);
cd28ab6a 2093
3be92a70
SH		 2094 if (net_ratelimit())
2095 printk(KERN_ERR PFX "%s: pci express error (0x%x)\n",
2096 pci_name(hw->pdev), pex_err);
cd28ab6a
SH		 2097
2098 /* clear the interrupt */
2099 sky2_write32(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
56a645cc 2100 sky2_pci_write32(hw, PEX_UNC_ERR_STAT,
793b883e 2101 0xffffffffUL);
cd28ab6a
SH		 2102 sky2_write32(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2103
2104 if (pex_err & PEX_FATAL_ERRORS) {
2105 u32 hwmsk = sky2_read32(hw, B0_HWE_IMSK);
2106 hwmsk &= ~Y2_IS_PCI_EXP;
2107 sky2_write32(hw, B0_HWE_IMSK, hwmsk);
2108 }
2109 }
2110
2111 if (status & Y2_HWE_L1_MASK)
2112 sky2_hw_error(hw, 0, status);
2113 status >>= 8;
2114 if (status & Y2_HWE_L1_MASK)
2115 sky2_hw_error(hw, 1, status);
2116}
2117
2118static void sky2_mac_intr(struct sky2_hw *hw, unsigned port)
2119{
2120 struct net_device *dev = hw->dev[port];
2121 struct sky2_port *sky2 = netdev_priv(dev);
2122 u8 status = sky2_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
2123
2124 if (netif_msg_intr(sky2))
2125 printk(KERN_INFO PFX "%s: mac interrupt status 0x%x\n",
2126 dev->name, status);
2127
2128 if (status & GM_IS_RX_FF_OR) {
2129 ++sky2->net_stats.rx_fifo_errors;
2130 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
2131 }
2132
2133 if (status & GM_IS_TX_FF_UR) {
2134 ++sky2->net_stats.tx_fifo_errors;
2135 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
2136 }
cd28ab6a
SH		 2137}
2138
d257924e
SH		 2139/* This should never happen it is a fatal situation */
2140static void sky2_descriptor_error(struct sky2_hw *hw, unsigned port,
2141 const char *rxtx, u32 mask)
2142{
2143 struct net_device *dev = hw->dev[port];
2144 struct sky2_port *sky2 = netdev_priv(dev);
2145 u32 imask;
2146
2147 printk(KERN_ERR PFX "%s: %s descriptor error (hardware problem)\n",
2148 dev ? dev->name : "<not registered>", rxtx);
2149
2150 imask = sky2_read32(hw, B0_IMSK);
2151 imask &= ~mask;
2152 sky2_write32(hw, B0_IMSK, imask);
2153
2154 if (dev) {
2155 spin_lock(&sky2->phy_lock);
2156 sky2_link_down(sky2);
2157 spin_unlock(&sky2->phy_lock);
2158 }
2159}
cd28ab6a 2160
d27ed387
SH		 2161/* If idle then force a fake soft NAPI poll once a second
2162 * to work around cases where sharing an edge triggered interrupt.
2163 */
eb35cf60
SH		 2164static inline void sky2_idle_start(struct sky2_hw *hw)
2165{
2166 if (idle_timeout > 0)
2167 mod_timer(&hw->idle_timer,
2168 jiffies + msecs_to_jiffies(idle_timeout));
2169}
2170
d27ed387
SH		 2171static void sky2_idle(unsigned long arg)
2172{
01bd7564
SH		 2173 struct sky2_hw *hw = (struct sky2_hw *) arg;
2174 struct net_device *dev = hw->dev[0];
d27ed387 2175
d27ed387
SH		 2176 if (__netif_rx_schedule_prep(dev))
2177 __netif_rx_schedule(dev);
01bd7564
SH		 2178
2179 mod_timer(&hw->idle_timer, jiffies + msecs_to_jiffies(idle_timeout));
d27ed387
SH		 2180}
2181
2182
e07b1aa8 2183static int sky2_poll(struct net_device *dev0, int *budget)
cd28ab6a 2184{
e07b1aa8
SH		 2185 struct sky2_hw *hw = ((struct sky2_port *) netdev_priv(dev0))->hw;
2186 int work_limit = min(dev0->quota, *budget);
2187 int work_done = 0;
fb2690a9 2188 u32 status = sky2_read32(hw, B0_Y2_SP_EISR);
cd28ab6a 2189
d374c1c1 2190 if (!~status)
26ec43f1 2191 goto out;
d374c1c1 2192
1e5f1283
SH		 2193 if (status & Y2_IS_HW_ERR)
2194 sky2_hw_intr(hw);
d257924e 2195
1e5f1283
SH		 2196 if (status & Y2_IS_IRQ_PHY1)
2197 sky2_phy_intr(hw, 0);
cd28ab6a 2198
1e5f1283
SH		 2199 if (status & Y2_IS_IRQ_PHY2)
2200 sky2_phy_intr(hw, 1);
cd28ab6a 2201
1e5f1283
SH		 2202 if (status & Y2_IS_IRQ_MAC1)
2203 sky2_mac_intr(hw, 0);
cd28ab6a 2204
1e5f1283
SH		 2205 if (status & Y2_IS_IRQ_MAC2)
2206 sky2_mac_intr(hw, 1);
cd28ab6a 2207
1e5f1283
SH		 2208 if (status & Y2_IS_CHK_RX1)
2209 sky2_descriptor_error(hw, 0, "receive", Y2_IS_CHK_RX1);
d257924e 2210
1e5f1283
SH		 2211 if (status & Y2_IS_CHK_RX2)
2212 sky2_descriptor_error(hw, 1, "receive", Y2_IS_CHK_RX2);
d257924e 2213
1e5f1283
SH		 2214 if (status & Y2_IS_CHK_TXA1)
2215 sky2_descriptor_error(hw, 0, "transmit", Y2_IS_CHK_TXA1);
d257924e 2216
1e5f1283
SH		 2217 if (status & Y2_IS_CHK_TXA2)
2218 sky2_descriptor_error(hw, 1, "transmit", Y2_IS_CHK_TXA2);
cd28ab6a 2219
1e5f1283
SH		 2220 work_done = sky2_status_intr(hw, work_limit);
2221 *budget -= work_done;
2222 dev0->quota -= work_done;
e07b1aa8 2223
86fba634
SH		 2224 if (status & Y2_IS_STAT_BMU)
2225 sky2_write32(hw, STAT_CTRL, SC_STAT_CLR_IRQ);
2226
2227 if (sky2_more_work(hw))
1e5f1283 2228 return 1;
26ec43f1 2229out:
d3240312 2230 netif_rx_complete(dev0);
e07b1aa8 2231
86fba634 2232 sky2_read32(hw, B0_Y2_SP_LISR);
e07b1aa8
SH		 2233 return 0;
2234}
2235
2236static irqreturn_t sky2_intr(int irq, void *dev_id, struct pt_regs *regs)
2237{
2238 struct sky2_hw *hw = dev_id;
2239 struct net_device *dev0 = hw->dev[0];
2240 u32 status;
2241
2242 /* Reading this mask interrupts as side effect */
2243 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
2244 if (status == 0 || status == ~0)
2245 return IRQ_NONE;
793b883e 2246
e07b1aa8
SH		 2247 prefetch(&hw->st_le[hw->st_idx]);
2248 if (likely(__netif_rx_schedule_prep(dev0)))
2249 __netif_rx_schedule(dev0);
793b883e 2250
cd28ab6a
SH		 2251 return IRQ_HANDLED;
2252}
2253
2254#ifdef CONFIG_NET_POLL_CONTROLLER
2255static void sky2_netpoll(struct net_device *dev)
2256{
2257 struct sky2_port *sky2 = netdev_priv(dev);
88d11360 2258 struct net_device *dev0 = sky2->hw->dev[0];
cd28ab6a 2259
88d11360
SH		 2260 if (netif_running(dev) && __netif_rx_schedule_prep(dev0))
2261 __netif_rx_schedule(dev0);
cd28ab6a
SH		 2262}
2263#endif
2264
2265/* Chip internal frequency for clock calculations */
fb17358f 2266static inline u32 sky2_mhz(const struct sky2_hw *hw)
cd28ab6a 2267{
793b883e 2268 switch (hw->chip_id) {
cd28ab6a 2269 case CHIP_ID_YUKON_EC:
5a5b1ea0 2270 case CHIP_ID_YUKON_EC_U:
fb17358f 2271 return 125; /* 125 Mhz */
cd28ab6a 2272 case CHIP_ID_YUKON_FE:
fb17358f 2273 return 100; /* 100 Mhz */
793b883e 2274 default: /* YUKON_XL */
fb17358f 2275 return 156; /* 156 Mhz */
cd28ab6a
SH		 2276 }
2277}
2278
fb17358f 2279static inline u32 sky2_us2clk(const struct sky2_hw *hw, u32 us)
cd28ab6a 2280{
fb17358f 2281 return sky2_mhz(hw) * us;
cd28ab6a
SH		 2282}
2283
fb17358f 2284static inline u32 sky2_clk2us(const struct sky2_hw *hw, u32 clk)
cd28ab6a 2285{
fb17358f 2286 return clk / sky2_mhz(hw);
cd28ab6a
SH		 2287}
2288
fb17358f 2289
59139528 2290static int sky2_reset(struct sky2_hw *hw)
cd28ab6a 2291{
cd28ab6a
SH		 2292 u16 status;
2293 u8 t8, pmd_type;
56a645cc 2294 int i;
cd28ab6a 2295
cd28ab6a 2296 sky2_write8(hw, B0_CTST, CS_RST_CLR);
08c06d8a 2297
cd28ab6a
SH		 2298 hw->chip_id = sky2_read8(hw, B2_CHIP_ID);
2299 if (hw->chip_id < CHIP_ID_YUKON_XL || hw->chip_id > CHIP_ID_YUKON_FE) {
2300 printk(KERN_ERR PFX "%s: unsupported chip type 0x%x\n",
2301 pci_name(hw->pdev), hw->chip_id);
2302 return -EOPNOTSUPP;
2303 }
2304
290d4de5
SH		 2305 hw->chip_rev = (sky2_read8(hw, B2_MAC_CFG) & CFG_CHIP_R_MSK) >> 4;
2306
2307 /* This rev is really old, and requires untested workarounds */
2308 if (hw->chip_id == CHIP_ID_YUKON_EC && hw->chip_rev == CHIP_REV_YU_EC_A1) {
2309 printk(KERN_ERR PFX "%s: unsupported revision Yukon-%s (0x%x) rev %d\n",
2310 pci_name(hw->pdev), yukon2_name[hw->chip_id - CHIP_ID_YUKON_XL],
2311 hw->chip_id, hw->chip_rev);
2312 return -EOPNOTSUPP;
2313 }
2314
cd28ab6a
SH		 2315 /* disable ASF */
2316 if (hw->chip_id <= CHIP_ID_YUKON_EC) {
2317 sky2_write8(hw, B28_Y2_ASF_STAT_CMD, Y2_ASF_RESET);
2318 sky2_write16(hw, B0_CTST, Y2_ASF_DISABLE);
2319 }
2320
2321 /* do a SW reset */
2322 sky2_write8(hw, B0_CTST, CS_RST_SET);
2323 sky2_write8(hw, B0_CTST, CS_RST_CLR);
2324
2325 /* clear PCI errors, if any */
56a645cc 2326 status = sky2_pci_read16(hw, PCI_STATUS);
2d42d21f 2327
cd28ab6a 2328 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
56a645cc
SH		 2329 sky2_pci_write16(hw, PCI_STATUS, status | PCI_STATUS_ERROR_BITS);
2330
cd28ab6a
SH		 2331
2332 sky2_write8(hw, B0_CTST, CS_MRST_CLR);
2333
2334 /* clear any PEX errors */
d89e1343 2335 if (pci_find_capability(hw->pdev, PCI_CAP_ID_EXP))
56a645cc
SH		 2336 sky2_pci_write32(hw, PEX_UNC_ERR_STAT, 0xffffffffUL);
2337
cd28ab6a
SH		 2338
2339 pmd_type = sky2_read8(hw, B2_PMD_TYP);
2340 hw->copper = !(pmd_type == 'L' || pmd_type == 'S');
2341
2342 hw->ports = 1;
2343 t8 = sky2_read8(hw, B2_Y2_HW_RES);
2344 if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) {
2345 if (!(sky2_read8(hw, B2_Y2_CLK_GATE) & Y2_STATUS_LNK2_INAC))
2346 ++hw->ports;
2347 }
cd28ab6a 2348
5afa0a9c 2349 sky2_set_power_state(hw, PCI_D0);
cd28ab6a
SH		 2350
2351 for (i = 0; i < hw->ports; i++) {
2352 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
2353 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
2354 }
2355
2356 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2357
793b883e
SH		 2358 /* Clear I2C IRQ noise */
2359 sky2_write32(hw, B2_I2C_IRQ, 1);
cd28ab6a
SH		 2360
2361 /* turn off hardware timer (unused) */
2362 sky2_write8(hw, B2_TI_CTRL, TIM_STOP);
2363 sky2_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
793b883e 2364
cd28ab6a
SH		 2365 sky2_write8(hw, B0_Y2LED, LED_STAT_ON);
2366
69634ee7
SH		 2367 /* Turn off descriptor polling */
2368 sky2_write32(hw, B28_DPT_CTRL, DPT_STOP);
cd28ab6a
SH		 2369
2370 /* Turn off receive timestamp */
2371 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_STOP);
793b883e 2372 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2373
2374 /* enable the Tx Arbiters */
2375 for (i = 0; i < hw->ports; i++)
2376 sky2_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
2377
2378 /* Initialize ram interface */
2379 for (i = 0; i < hw->ports; i++) {
793b883e 2380 sky2_write8(hw, RAM_BUFFER(i, B3_RI_CTRL), RI_RST_CLR);
cd28ab6a
SH		 2381
2382 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R1), SK_RI_TO_53);
2383 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA1), SK_RI_TO_53);
2384 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS1), SK_RI_TO_53);
2385 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R1), SK_RI_TO_53);
2386 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA1), SK_RI_TO_53);
2387 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS1), SK_RI_TO_53);
2388 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R2), SK_RI_TO_53);
2389 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA2), SK_RI_TO_53);
2390 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS2), SK_RI_TO_53);
2391 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R2), SK_RI_TO_53);
2392 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA2), SK_RI_TO_53);
2393 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS2), SK_RI_TO_53);
2394 }
2395
cd28ab6a
SH		 2396 sky2_write32(hw, B0_HWE_IMSK, Y2_HWE_ALL_MASK);
2397
cd28ab6a
SH		 2398 for (i = 0; i < hw->ports; i++)
2399 sky2_phy_reset(hw, i);
cd28ab6a 2400
cd28ab6a
SH		 2401 memset(hw->st_le, 0, STATUS_LE_BYTES);
2402 hw->st_idx = 0;
2403
2404 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_SET);
2405 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_CLR);
2406
2407 sky2_write32(hw, STAT_LIST_ADDR_LO, hw->st_dma);
793b883e 2408 sky2_write32(hw, STAT_LIST_ADDR_HI, (u64) hw->st_dma >> 32);
cd28ab6a
SH		 2409
2410 /* Set the list last index */
793b883e 2411 sky2_write16(hw, STAT_LAST_IDX, STATUS_RING_SIZE - 1);
cd28ab6a 2412
290d4de5
SH		 2413 sky2_write16(hw, STAT_TX_IDX_TH, 10);
2414 sky2_write8(hw, STAT_FIFO_WM, 16);
cd28ab6a 2415
290d4de5
SH		 2416 /* set Status-FIFO ISR watermark */
2417 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0)
2418 sky2_write8(hw, STAT_FIFO_ISR_WM, 4);
2419 else
2420 sky2_write8(hw, STAT_FIFO_ISR_WM, 16);
cd28ab6a 2421
290d4de5 2422 sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 1000));
77b3d6a2
SH		 2423 sky2_write32(hw, STAT_ISR_TIMER_INI, sky2_us2clk(hw, 20));
2424 sky2_write32(hw, STAT_LEV_TIMER_INI, sky2_us2clk(hw, 100));
cd28ab6a 2425
793b883e 2426 /* enable status unit */
cd28ab6a
SH		 2427 sky2_write32(hw, STAT_CTRL, SC_STAT_OP_ON);
2428
2429 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
2430 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
2431 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
2432
2433 return 0;
2434}
2435
28bd181a 2436static u32 sky2_supported_modes(const struct sky2_hw *hw)
cd28ab6a
SH		 2437{
2438 u32 modes;
2439 if (hw->copper) {
793b883e
SH		 2440 modes = SUPPORTED_10baseT_Half
2441 | SUPPORTED_10baseT_Full
2442 | SUPPORTED_100baseT_Half
2443 | SUPPORTED_100baseT_Full
2444 | SUPPORTED_Autoneg | SUPPORTED_TP;
cd28ab6a
SH		 2445
2446 if (hw->chip_id != CHIP_ID_YUKON_FE)
2447 modes |= SUPPORTED_1000baseT_Half
793b883e 2448 | SUPPORTED_1000baseT_Full;
cd28ab6a
SH		 2449 } else
2450 modes = SUPPORTED_1000baseT_Full | SUPPORTED_FIBRE
793b883e 2451 | SUPPORTED_Autoneg;
cd28ab6a
SH		 2452 return modes;
2453}
2454
793b883e 2455static int sky2_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
cd28ab6a
SH		 2456{
2457 struct sky2_port *sky2 = netdev_priv(dev);
2458 struct sky2_hw *hw = sky2->hw;
2459
2460 ecmd->transceiver = XCVR_INTERNAL;
2461 ecmd->supported = sky2_supported_modes(hw);
2462 ecmd->phy_address = PHY_ADDR_MARV;
2463 if (hw->copper) {
2464 ecmd->supported = SUPPORTED_10baseT_Half
793b883e
SH		 2465 | SUPPORTED_10baseT_Full
2466 | SUPPORTED_100baseT_Half
2467 | SUPPORTED_100baseT_Full
2468 | SUPPORTED_1000baseT_Half
2469 | SUPPORTED_1000baseT_Full
2470 | SUPPORTED_Autoneg | SUPPORTED_TP;
cd28ab6a
SH		 2471 ecmd->port = PORT_TP;
2472 } else
2473 ecmd->port = PORT_FIBRE;
2474
2475 ecmd->advertising = sky2->advertising;
2476 ecmd->autoneg = sky2->autoneg;
2477 ecmd->speed = sky2->speed;
2478 ecmd->duplex = sky2->duplex;
2479 return 0;
2480}
2481
2482static int sky2_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
2483{
2484 struct sky2_port *sky2 = netdev_priv(dev);
2485 const struct sky2_hw *hw = sky2->hw;
2486 u32 supported = sky2_supported_modes(hw);
2487
2488 if (ecmd->autoneg == AUTONEG_ENABLE) {
2489 ecmd->advertising = supported;
2490 sky2->duplex = -1;
2491 sky2->speed = -1;
2492 } else {
2493 u32 setting;
2494
793b883e 2495 switch (ecmd->speed) {
cd28ab6a
SH		 2496 case SPEED_1000:
2497 if (ecmd->duplex == DUPLEX_FULL)
2498 setting = SUPPORTED_1000baseT_Full;
2499 else if (ecmd->duplex == DUPLEX_HALF)
2500 setting = SUPPORTED_1000baseT_Half;
2501 else
2502 return -EINVAL;
2503 break;
2504 case SPEED_100:
2505 if (ecmd->duplex == DUPLEX_FULL)
2506 setting = SUPPORTED_100baseT_Full;
2507 else if (ecmd->duplex == DUPLEX_HALF)
2508 setting = SUPPORTED_100baseT_Half;
2509 else
2510 return -EINVAL;
2511 break;
2512
2513 case SPEED_10:
2514 if (ecmd->duplex == DUPLEX_FULL)
2515 setting = SUPPORTED_10baseT_Full;
2516 else if (ecmd->duplex == DUPLEX_HALF)
2517 setting = SUPPORTED_10baseT_Half;
2518 else
2519 return -EINVAL;
2520 break;
2521 default:
2522 return -EINVAL;
2523 }
2524
2525 if ((setting & supported) == 0)
2526 return -EINVAL;
2527
2528 sky2->speed = ecmd->speed;
2529 sky2->duplex = ecmd->duplex;
2530 }
2531
2532 sky2->autoneg = ecmd->autoneg;
2533 sky2->advertising = ecmd->advertising;
2534
1b537565
SH		 2535 if (netif_running(dev))
2536 sky2_phy_reinit(sky2);
cd28ab6a
SH		 2537
2538 return 0;
2539}
2540
2541static void sky2_get_drvinfo(struct net_device *dev,
2542 struct ethtool_drvinfo *info)
2543{
2544 struct sky2_port *sky2 = netdev_priv(dev);
2545
2546 strcpy(info->driver, DRV_NAME);
2547 strcpy(info->version, DRV_VERSION);
2548 strcpy(info->fw_version, "N/A");
2549 strcpy(info->bus_info, pci_name(sky2->hw->pdev));
2550}
2551
2552static const struct sky2_stat {
793b883e
SH		 2553 char name[ETH_GSTRING_LEN];
2554 u16 offset;
cd28ab6a
SH		 2555} sky2_stats[] = {
2556 { "tx_bytes", GM_TXO_OK_HI },
2557 { "rx_bytes", GM_RXO_OK_HI },
2558 { "tx_broadcast", GM_TXF_BC_OK },
2559 { "rx_broadcast", GM_RXF_BC_OK },
2560 { "tx_multicast", GM_TXF_MC_OK },
2561 { "rx_multicast", GM_RXF_MC_OK },
2562 { "tx_unicast", GM_TXF_UC_OK },
2563 { "rx_unicast", GM_RXF_UC_OK },
2564 { "tx_mac_pause", GM_TXF_MPAUSE },
2565 { "rx_mac_pause", GM_RXF_MPAUSE },
eadfa7dd 2566 { "collisions", GM_TXF_COL },
cd28ab6a
SH		 2567 { "late_collision",GM_TXF_LAT_COL },
2568 { "aborted", GM_TXF_ABO_COL },
eadfa7dd 2569 { "single_collisions", GM_TXF_SNG_COL },
cd28ab6a 2570 { "multi_collisions", GM_TXF_MUL_COL },
eadfa7dd 2571
d2604540 2572 { "rx_short", GM_RXF_SHT },
cd28ab6a 2573 { "rx_runt", GM_RXE_FRAG },
eadfa7dd
SH		 2574 { "rx_64_byte_packets", GM_RXF_64B },
2575 { "rx_65_to_127_byte_packets", GM_RXF_127B },
2576 { "rx_128_to_255_byte_packets", GM_RXF_255B },
2577 { "rx_256_to_511_byte_packets", GM_RXF_511B },
2578 { "rx_512_to_1023_byte_packets", GM_RXF_1023B },
2579 { "rx_1024_to_1518_byte_packets", GM_RXF_1518B },
2580 { "rx_1518_to_max_byte_packets", GM_RXF_MAX_SZ },
cd28ab6a 2581 { "rx_too_long", GM_RXF_LNG_ERR },
eadfa7dd
SH		 2582 { "rx_fifo_overflow", GM_RXE_FIFO_OV },
2583 { "rx_jabber", GM_RXF_JAB_PKT },
cd28ab6a 2584 { "rx_fcs_error", GM_RXF_FCS_ERR },
eadfa7dd
SH		 2585
2586 { "tx_64_byte_packets", GM_TXF_64B },
2587 { "tx_65_to_127_byte_packets", GM_TXF_127B },
2588 { "tx_128_to_255_byte_packets", GM_TXF_255B },
2589 { "tx_256_to_511_byte_packets", GM_TXF_511B },
2590 { "tx_512_to_1023_byte_packets", GM_TXF_1023B },
2591 { "tx_1024_to_1518_byte_packets", GM_TXF_1518B },
2592 { "tx_1519_to_max_byte_packets", GM_TXF_MAX_SZ },
2593 { "tx_fifo_underrun", GM_TXE_FIFO_UR },
cd28ab6a
SH		 2594};
2595
cd28ab6a
SH		 2596static u32 sky2_get_rx_csum(struct net_device *dev)
2597{
2598 struct sky2_port *sky2 = netdev_priv(dev);
2599
2600 return sky2->rx_csum;
2601}
2602
2603static int sky2_set_rx_csum(struct net_device *dev, u32 data)
2604{
2605 struct sky2_port *sky2 = netdev_priv(dev);
2606
2607 sky2->rx_csum = data;
793b883e 2608
cd28ab6a
SH		 2609 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
2610 data ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
2611
2612 return 0;
2613}
2614
2615static u32 sky2_get_msglevel(struct net_device *netdev)
2616{
2617 struct sky2_port *sky2 = netdev_priv(netdev);
2618 return sky2->msg_enable;
2619}
2620
9a7ae0a9
SH		 2621static int sky2_nway_reset(struct net_device *dev)
2622{
2623 struct sky2_port *sky2 = netdev_priv(dev);
9a7ae0a9
SH		 2624
2625 if (sky2->autoneg != AUTONEG_ENABLE)
2626 return -EINVAL;
2627
1b537565 2628 sky2_phy_reinit(sky2);
9a7ae0a9
SH		 2629
2630 return 0;
2631}
2632
793b883e 2633static void sky2_phy_stats(struct sky2_port *sky2, u64 * data, unsigned count)
cd28ab6a
SH		 2634{
2635 struct sky2_hw *hw = sky2->hw;
2636 unsigned port = sky2->port;
2637 int i;
2638
2639 data[0] = (u64) gma_read32(hw, port, GM_TXO_OK_HI) << 32
793b883e 2640 | (u64) gma_read32(hw, port, GM_TXO_OK_LO);
cd28ab6a 2641 data[1] = (u64) gma_read32(hw, port, GM_RXO_OK_HI) << 32
793b883e 2642 | (u64) gma_read32(hw, port, GM_RXO_OK_LO);
cd28ab6a 2643
793b883e 2644 for (i = 2; i < count; i++)
cd28ab6a
SH		 2645 data[i] = (u64) gma_read32(hw, port, sky2_stats[i].offset);
2646}
2647
cd28ab6a
SH		 2648static void sky2_set_msglevel(struct net_device *netdev, u32 value)
2649{
2650 struct sky2_port *sky2 = netdev_priv(netdev);
2651 sky2->msg_enable = value;
2652}
2653
2654static int sky2_get_stats_count(struct net_device *dev)
2655{
2656 return ARRAY_SIZE(sky2_stats);
2657}
2658
2659static void sky2_get_ethtool_stats(struct net_device *dev,
793b883e 2660 struct ethtool_stats *stats, u64 * data)
cd28ab6a
SH		 2661{
2662 struct sky2_port *sky2 = netdev_priv(dev);
2663
793b883e 2664 sky2_phy_stats(sky2, data, ARRAY_SIZE(sky2_stats));
cd28ab6a
SH		 2665}
2666
793b883e 2667static void sky2_get_strings(struct net_device *dev, u32 stringset, u8 * data)
cd28ab6a
SH		 2668{
2669 int i;
2670
2671 switch (stringset) {
2672 case ETH_SS_STATS:
2673 for (i = 0; i < ARRAY_SIZE(sky2_stats); i++)
2674 memcpy(data + i * ETH_GSTRING_LEN,
2675 sky2_stats[i].name, ETH_GSTRING_LEN);
2676 break;
2677 }
2678}
2679
2680/* Use hardware MIB variables for critical path statistics and
2681 * transmit feedback not reported at interrupt.
2682 * Other errors are accounted for in interrupt handler.
2683 */
2684static struct net_device_stats *sky2_get_stats(struct net_device *dev)
2685{
2686 struct sky2_port *sky2 = netdev_priv(dev);
793b883e 2687 u64 data[13];
cd28ab6a 2688
793b883e 2689 sky2_phy_stats(sky2, data, ARRAY_SIZE(data));
cd28ab6a
SH		 2690
2691 sky2->net_stats.tx_bytes = data[0];
2692 sky2->net_stats.rx_bytes = data[1];
2693 sky2->net_stats.tx_packets = data[2] + data[4] + data[6];
2694 sky2->net_stats.rx_packets = data[3] + data[5] + data[7];
050ff180 2695 sky2->net_stats.multicast = data[3] + data[5];
cd28ab6a
SH		 2696 sky2->net_stats.collisions = data[10];
2697 sky2->net_stats.tx_aborted_errors = data[12];
2698
2699 return &sky2->net_stats;
2700}
2701
2702static int sky2_set_mac_address(struct net_device *dev, void *p)
2703{
2704 struct sky2_port *sky2 = netdev_priv(dev);
a8ab1ec0
SH		 2705 struct sky2_hw *hw = sky2->hw;
2706 unsigned port = sky2->port;
2707 const struct sockaddr *addr = p;
cd28ab6a
SH		 2708
2709 if (!is_valid_ether_addr(addr->sa_data))
2710 return -EADDRNOTAVAIL;
2711
cd28ab6a 2712 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
a8ab1ec0 2713 memcpy_toio(hw->regs + B2_MAC_1 + port * 8,
cd28ab6a 2714 dev->dev_addr, ETH_ALEN);
a8ab1ec0 2715 memcpy_toio(hw->regs + B2_MAC_2 + port * 8,
cd28ab6a 2716 dev->dev_addr, ETH_ALEN);
1b537565 2717
a8ab1ec0
SH		 2718 /* virtual address for data */
2719 gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr);
2720
2721 /* physical address: used for pause frames */
2722 gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr);
1b537565
SH		 2723
2724 return 0;
cd28ab6a
SH		 2725}
2726
2727static void sky2_set_multicast(struct net_device *dev)
2728{
2729 struct sky2_port *sky2 = netdev_priv(dev);
2730 struct sky2_hw *hw = sky2->hw;
2731 unsigned port = sky2->port;
2732 struct dev_mc_list *list = dev->mc_list;
2733 u16 reg;
2734 u8 filter[8];
2735
2736 memset(filter, 0, sizeof(filter));
2737
2738 reg = gma_read16(hw, port, GM_RX_CTRL);
2739 reg |= GM_RXCR_UCF_ENA;
2740
d571b694 2741 if (dev->flags & IFF_PROMISC) /* promiscuous */
cd28ab6a 2742 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
793b883e 2743 else if ((dev->flags & IFF_ALLMULTI) || dev->mc_count > 16) /* all multicast */
cd28ab6a 2744 memset(filter, 0xff, sizeof(filter));
793b883e 2745 else if (dev->mc_count == 0) /* no multicast */
cd28ab6a
SH		 2746 reg &= ~GM_RXCR_MCF_ENA;
2747 else {
2748 int i;
2749 reg |= GM_RXCR_MCF_ENA;
2750
2751 for (i = 0; list && i < dev->mc_count; i++, list = list->next) {
2752 u32 bit = ether_crc(ETH_ALEN, list->dmi_addr) & 0x3f;
793b883e 2753 filter[bit / 8] |= 1 << (bit % 8);
cd28ab6a
SH		 2754 }
2755 }
2756
cd28ab6a 2757 gma_write16(hw, port, GM_MC_ADDR_H1,
793b883e 2758 (u16) filter[0] | ((u16) filter[1] << 8));
cd28ab6a 2759 gma_write16(hw, port, GM_MC_ADDR_H2,
793b883e 2760 (u16) filter[2] | ((u16) filter[3] << 8));
cd28ab6a 2761 gma_write16(hw, port, GM_MC_ADDR_H3,
793b883e 2762 (u16) filter[4] | ((u16) filter[5] << 8));
cd28ab6a 2763 gma_write16(hw, port, GM_MC_ADDR_H4,
793b883e 2764 (u16) filter[6] | ((u16) filter[7] << 8));
cd28ab6a
SH		 2765
2766 gma_write16(hw, port, GM_RX_CTRL, reg);
2767}
2768
2769/* Can have one global because blinking is controlled by
2770 * ethtool and that is always under RTNL mutex
2771 */
91c86df5 2772static void sky2_led(struct sky2_hw *hw, unsigned port, int on)
cd28ab6a 2773{
793b883e
SH		 2774 u16 pg;
2775
793b883e
SH		 2776 switch (hw->chip_id) {
2777 case CHIP_ID_YUKON_XL:
2778 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
2779 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
2780 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
2781 on ? (PHY_M_LEDC_LOS_CTRL(1) |
2782 PHY_M_LEDC_INIT_CTRL(7) |
2783 PHY_M_LEDC_STA1_CTRL(7) |
2784 PHY_M_LEDC_STA0_CTRL(7))
2785 : 0);
2786
2787 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
2788 break;
2789
2790 default:
2791 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, 0);
cd28ab6a 2792 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
793b883e
SH		 2793 on ? PHY_M_LED_MO_DUP(MO_LED_ON) |
2794 PHY_M_LED_MO_10(MO_LED_ON) |
2795 PHY_M_LED_MO_100(MO_LED_ON) |
cd28ab6a 2796 PHY_M_LED_MO_1000(MO_LED_ON) |
793b883e
SH		 2797 PHY_M_LED_MO_RX(MO_LED_ON)
2798 : PHY_M_LED_MO_DUP(MO_LED_OFF) |
2799 PHY_M_LED_MO_10(MO_LED_OFF) |
2800 PHY_M_LED_MO_100(MO_LED_OFF) |
cd28ab6a
SH		 2801 PHY_M_LED_MO_1000(MO_LED_OFF) |
2802 PHY_M_LED_MO_RX(MO_LED_OFF));
2803
793b883e 2804 }
cd28ab6a
SH		 2805}
2806
2807/* blink LED's for finding board */
2808static int sky2_phys_id(struct net_device *dev, u32 data)
2809{
2810 struct sky2_port *sky2 = netdev_priv(dev);
2811 struct sky2_hw *hw = sky2->hw;
2812 unsigned port = sky2->port;
793b883e 2813 u16 ledctrl, ledover = 0;
cd28ab6a 2814 long ms;
91c86df5 2815 int interrupted;
cd28ab6a
SH		 2816 int onoff = 1;
2817
793b883e 2818 if (!data || data > (u32) (MAX_SCHEDULE_TIMEOUT / HZ))
cd28ab6a
SH		 2819 ms = jiffies_to_msecs(MAX_SCHEDULE_TIMEOUT);
2820 else
2821 ms = data * 1000;
2822
2823 /* save initial values */
e07b1aa8 2824 spin_lock_bh(&sky2->phy_lock);
793b883e
SH		 2825 if (hw->chip_id == CHIP_ID_YUKON_XL) {
2826 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
2827 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
2828 ledctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
2829 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
2830 } else {
2831 ledctrl = gm_phy_read(hw, port, PHY_MARV_LED_CTRL);
2832 ledover = gm_phy_read(hw, port, PHY_MARV_LED_OVER);
2833 }
cd28ab6a 2834
91c86df5
SH		 2835 interrupted = 0;
2836 while (!interrupted && ms > 0) {
cd28ab6a
SH		 2837 sky2_led(hw, port, onoff);
2838 onoff = !onoff;
2839
e07b1aa8 2840 spin_unlock_bh(&sky2->phy_lock);
91c86df5 2841 interrupted = msleep_interruptible(250);
e07b1aa8 2842 spin_lock_bh(&sky2->phy_lock);
91c86df5 2843
cd28ab6a
SH		 2844 ms -= 250;
2845 }
2846
2847 /* resume regularly scheduled programming */
793b883e
SH		 2848 if (hw->chip_id == CHIP_ID_YUKON_XL) {
2849 u16 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
2850 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
2851 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ledctrl);
2852 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
2853 } else {
2854 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
2855 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
2856 }
e07b1aa8 2857 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 2858
2859 return 0;
2860}
2861
2862static void sky2_get_pauseparam(struct net_device *dev,
2863 struct ethtool_pauseparam *ecmd)
2864{
2865 struct sky2_port *sky2 = netdev_priv(dev);
2866
2867 ecmd->tx_pause = sky2->tx_pause;
2868 ecmd->rx_pause = sky2->rx_pause;
2869 ecmd->autoneg = sky2->autoneg;
2870}
2871
2872static int sky2_set_pauseparam(struct net_device *dev,
2873 struct ethtool_pauseparam *ecmd)
2874{
2875 struct sky2_port *sky2 = netdev_priv(dev);
2876 int err = 0;
2877
2878 sky2->autoneg = ecmd->autoneg;
2879 sky2->tx_pause = ecmd->tx_pause != 0;
2880 sky2->rx_pause = ecmd->rx_pause != 0;
2881
1b537565 2882 sky2_phy_reinit(sky2);
cd28ab6a
SH		 2883
2884 return err;
2885}
2886
fb17358f
SH		 2887static int sky2_get_coalesce(struct net_device *dev,
2888 struct ethtool_coalesce *ecmd)
2889{
2890 struct sky2_port *sky2 = netdev_priv(dev);
2891 struct sky2_hw *hw = sky2->hw;
2892
2893 if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_STOP)
2894 ecmd->tx_coalesce_usecs = 0;
2895 else {
2896 u32 clks = sky2_read32(hw, STAT_TX_TIMER_INI);
2897 ecmd->tx_coalesce_usecs = sky2_clk2us(hw, clks);
2898 }
2899 ecmd->tx_max_coalesced_frames = sky2_read16(hw, STAT_TX_IDX_TH);
2900
2901 if (sky2_read8(hw, STAT_LEV_TIMER_CTRL) == TIM_STOP)
2902 ecmd->rx_coalesce_usecs = 0;
2903 else {
2904 u32 clks = sky2_read32(hw, STAT_LEV_TIMER_INI);
2905 ecmd->rx_coalesce_usecs = sky2_clk2us(hw, clks);
2906 }
2907 ecmd->rx_max_coalesced_frames = sky2_read8(hw, STAT_FIFO_WM);
2908
2909 if (sky2_read8(hw, STAT_ISR_TIMER_CTRL) == TIM_STOP)
2910 ecmd->rx_coalesce_usecs_irq = 0;
2911 else {
2912 u32 clks = sky2_read32(hw, STAT_ISR_TIMER_INI);
2913 ecmd->rx_coalesce_usecs_irq = sky2_clk2us(hw, clks);
2914 }
2915
2916 ecmd->rx_max_coalesced_frames_irq = sky2_read8(hw, STAT_FIFO_ISR_WM);
2917
2918 return 0;
2919}
2920
2921/* Note: this affect both ports */
2922static int sky2_set_coalesce(struct net_device *dev,
2923 struct ethtool_coalesce *ecmd)
2924{
2925 struct sky2_port *sky2 = netdev_priv(dev);
2926 struct sky2_hw *hw = sky2->hw;
77b3d6a2 2927 const u32 tmax = sky2_clk2us(hw, 0x0ffffff);
fb17358f 2928
77b3d6a2
SH		 2929 if (ecmd->tx_coalesce_usecs > tmax ||
2930 ecmd->rx_coalesce_usecs > tmax ||
2931 ecmd->rx_coalesce_usecs_irq > tmax)
fb17358f
SH		 2932 return -EINVAL;
2933
ff81fbbe 2934 if (ecmd->tx_max_coalesced_frames >= TX_RING_SIZE-1)
fb17358f 2935 return -EINVAL;
ff81fbbe 2936 if (ecmd->rx_max_coalesced_frames > RX_MAX_PENDING)
fb17358f 2937 return -EINVAL;
ff81fbbe 2938 if (ecmd->rx_max_coalesced_frames_irq >RX_MAX_PENDING)
fb17358f
SH		 2939 return -EINVAL;
2940
2941 if (ecmd->tx_coalesce_usecs == 0)
2942 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
2943 else {
2944 sky2_write32(hw, STAT_TX_TIMER_INI,
2945 sky2_us2clk(hw, ecmd->tx_coalesce_usecs));
2946 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
2947 }
2948 sky2_write16(hw, STAT_TX_IDX_TH, ecmd->tx_max_coalesced_frames);
2949
2950 if (ecmd->rx_coalesce_usecs == 0)
2951 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_STOP);
2952 else {
2953 sky2_write32(hw, STAT_LEV_TIMER_INI,
2954 sky2_us2clk(hw, ecmd->rx_coalesce_usecs));
2955 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
2956 }
2957 sky2_write8(hw, STAT_FIFO_WM, ecmd->rx_max_coalesced_frames);
2958
2959 if (ecmd->rx_coalesce_usecs_irq == 0)
2960 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_STOP);
2961 else {
d28d4870 2962 sky2_write32(hw, STAT_ISR_TIMER_INI,
fb17358f
SH		 2963 sky2_us2clk(hw, ecmd->rx_coalesce_usecs_irq));
2964 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
2965 }
2966 sky2_write8(hw, STAT_FIFO_ISR_WM, ecmd->rx_max_coalesced_frames_irq);
2967 return 0;
2968}
2969
793b883e
SH		 2970static void sky2_get_ringparam(struct net_device *dev,
2971 struct ethtool_ringparam *ering)
2972{
2973 struct sky2_port *sky2 = netdev_priv(dev);
2974
2975 ering->rx_max_pending = RX_MAX_PENDING;
2976 ering->rx_mini_max_pending = 0;
2977 ering->rx_jumbo_max_pending = 0;
2978 ering->tx_max_pending = TX_RING_SIZE - 1;
2979
2980 ering->rx_pending = sky2->rx_pending;
2981 ering->rx_mini_pending = 0;
2982 ering->rx_jumbo_pending = 0;
2983 ering->tx_pending = sky2->tx_pending;
2984}
2985
2986static int sky2_set_ringparam(struct net_device *dev,
2987 struct ethtool_ringparam *ering)
2988{
2989 struct sky2_port *sky2 = netdev_priv(dev);
2990 int err = 0;
2991
2992 if (ering->rx_pending > RX_MAX_PENDING ||
2993 ering->rx_pending < 8 ||
2994 ering->tx_pending < MAX_SKB_TX_LE ||
2995 ering->tx_pending > TX_RING_SIZE - 1)
2996 return -EINVAL;
2997
2998 if (netif_running(dev))
2999 sky2_down(dev);
3000
3001 sky2->rx_pending = ering->rx_pending;
3002 sky2->tx_pending = ering->tx_pending;
3003
1b537565 3004 if (netif_running(dev)) {
793b883e 3005 err = sky2_up(dev);
1b537565
SH		 3006 if (err)
3007 dev_close(dev);
6ed995bb
SH		 3008 else
3009 sky2_set_multicast(dev);
1b537565 3010 }
793b883e
SH		 3011
3012 return err;
3013}
3014
793b883e
SH		 3015static int sky2_get_regs_len(struct net_device *dev)
3016{
6e4cbb34 3017 return 0x4000;
793b883e
SH		 3018}
3019
3020/*
3021 * Returns copy of control register region
6e4cbb34 3022 * Note: access to the RAM address register set will cause timeouts.
793b883e
SH		 3023 */
3024static void sky2_get_regs(struct net_device *dev, struct ethtool_regs *regs,
3025 void *p)
3026{
3027 const struct sky2_port *sky2 = netdev_priv(dev);
793b883e 3028 const void __iomem *io = sky2->hw->regs;
793b883e 3029
6e4cbb34 3030 BUG_ON(regs->len < B3_RI_WTO_R1);
793b883e 3031 regs->version = 1;
6e4cbb34 3032 memset(p, 0, regs->len);
793b883e 3033
6e4cbb34
SH		 3034 memcpy_fromio(p, io, B3_RAM_ADDR);
3035
3036 memcpy_fromio(p + B3_RI_WTO_R1,
3037 io + B3_RI_WTO_R1,
3038 regs->len - B3_RI_WTO_R1);
793b883e 3039}
cd28ab6a
SH		 3040
3041static struct ethtool_ops sky2_ethtool_ops = {
793b883e
SH		 3042 .get_settings = sky2_get_settings,
3043 .set_settings = sky2_set_settings,
3044 .get_drvinfo = sky2_get_drvinfo,
3045 .get_msglevel = sky2_get_msglevel,
3046 .set_msglevel = sky2_set_msglevel,
9a7ae0a9 3047 .nway_reset = sky2_nway_reset,
793b883e
SH		 3048 .get_regs_len = sky2_get_regs_len,
3049 .get_regs = sky2_get_regs,
3050 .get_link = ethtool_op_get_link,
3051 .get_sg = ethtool_op_get_sg,
3052 .set_sg = ethtool_op_set_sg,
3053 .get_tx_csum = ethtool_op_get_tx_csum,
3054 .set_tx_csum = ethtool_op_set_tx_csum,
3055 .get_tso = ethtool_op_get_tso,
3056 .set_tso = ethtool_op_set_tso,
3057 .get_rx_csum = sky2_get_rx_csum,
3058 .set_rx_csum = sky2_set_rx_csum,
3059 .get_strings = sky2_get_strings,
fb17358f
SH		 3060 .get_coalesce = sky2_get_coalesce,
3061 .set_coalesce = sky2_set_coalesce,
793b883e
SH		 3062 .get_ringparam = sky2_get_ringparam,
3063 .set_ringparam = sky2_set_ringparam,
cd28ab6a
SH		 3064 .get_pauseparam = sky2_get_pauseparam,
3065 .set_pauseparam = sky2_set_pauseparam,
793b883e 3066 .phys_id = sky2_phys_id,
cd28ab6a
SH		 3067 .get_stats_count = sky2_get_stats_count,
3068 .get_ethtool_stats = sky2_get_ethtool_stats,
2995bfb7 3069 .get_perm_addr = ethtool_op_get_perm_addr,
cd28ab6a
SH		 3070};
3071
3072/* Initialize network device */
3073static __devinit struct net_device *sky2_init_netdev(struct sky2_hw *hw,
3074 unsigned port, int highmem)
3075{
3076 struct sky2_port *sky2;
3077 struct net_device *dev = alloc_etherdev(sizeof(*sky2));
3078
3079 if (!dev) {
3080 printk(KERN_ERR "sky2 etherdev alloc failed");
3081 return NULL;
3082 }
3083
3084 SET_MODULE_OWNER(dev);
3085 SET_NETDEV_DEV(dev, &hw->pdev->dev);
ef743d33 3086 dev->irq = hw->pdev->irq;
cd28ab6a
SH		 3087 dev->open = sky2_up;
3088 dev->stop = sky2_down;
ef743d33 3089 dev->do_ioctl = sky2_ioctl;
cd28ab6a
SH		 3090 dev->hard_start_xmit = sky2_xmit_frame;
3091 dev->get_stats = sky2_get_stats;
3092 dev->set_multicast_list = sky2_set_multicast;
3093 dev->set_mac_address = sky2_set_mac_address;
3094 dev->change_mtu = sky2_change_mtu;
3095 SET_ETHTOOL_OPS(dev, &sky2_ethtool_ops);
3096 dev->tx_timeout = sky2_tx_timeout;
3097 dev->watchdog_timeo = TX_WATCHDOG;
3098 if (port == 0)
3099 dev->poll = sky2_poll;
3100 dev->weight = NAPI_WEIGHT;
3101#ifdef CONFIG_NET_POLL_CONTROLLER
3102 dev->poll_controller = sky2_netpoll;
3103#endif
cd28ab6a
SH		 3104
3105 sky2 = netdev_priv(dev);
3106 sky2->netdev = dev;
3107 sky2->hw = hw;
3108 sky2->msg_enable = netif_msg_init(debug, default_msg);
3109
3110 spin_lock_init(&sky2->tx_lock);
3111 /* Auto speed and flow control */
3112 sky2->autoneg = AUTONEG_ENABLE;
585b5601 3113 sky2->tx_pause = 1;
cd28ab6a
SH		 3114 sky2->rx_pause = 1;
3115 sky2->duplex = -1;
3116 sky2->speed = -1;
3117 sky2->advertising = sky2_supported_modes(hw);
ee7abb04 3118 sky2->rx_csum = 1;
75d070c5 3119
e07b1aa8 3120 spin_lock_init(&sky2->phy_lock);
793b883e 3121 sky2->tx_pending = TX_DEF_PENDING;
290d4de5 3122 sky2->rx_pending = RX_DEF_PENDING;
734d1868 3123 sky2->rx_bufsize = sky2_buf_size(ETH_DATA_LEN);
cd28ab6a
SH		 3124
3125 hw->dev[port] = dev;
3126
3127 sky2->port = port;
3128
5a5b1ea0
SH		 3129 dev->features |= NETIF_F_LLTX;
3130 if (hw->chip_id != CHIP_ID_YUKON_EC_U)
3131 dev->features |= NETIF_F_TSO;
cd28ab6a
SH		 3132 if (highmem)
3133 dev->features |= NETIF_F_HIGHDMA;
793b883e 3134 dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG;
cd28ab6a 3135
d1f13708
SH		 3136#ifdef SKY2_VLAN_TAG_USED
3137 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
3138 dev->vlan_rx_register = sky2_vlan_rx_register;
3139 dev->vlan_rx_kill_vid = sky2_vlan_rx_kill_vid;
3140#endif
3141
cd28ab6a 3142 /* read the mac address */
793b883e 3143 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port * 8, ETH_ALEN);
2995bfb7 3144 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
cd28ab6a
SH		 3145
3146 /* device is off until link detection */
3147 netif_carrier_off(dev);
3148 netif_stop_queue(dev);
3149
3150 return dev;
3151}
3152
28bd181a 3153static void __devinit sky2_show_addr(struct net_device *dev)
cd28ab6a
SH		 3154{
3155 const struct sky2_port *sky2 = netdev_priv(dev);
3156
3157 if (netif_msg_probe(sky2))
3158 printk(KERN_INFO PFX "%s: addr %02x:%02x:%02x:%02x:%02x:%02x\n",
3159 dev->name,
3160 dev->dev_addr[0], dev->dev_addr[1], dev->dev_addr[2],
3161 dev->dev_addr[3], dev->dev_addr[4], dev->dev_addr[5]);
3162}
3163
fb2690a9
SH		 3164/* Handle software interrupt used during MSI test */
3165static irqreturn_t __devinit sky2_test_intr(int irq, void *dev_id,
3166 struct pt_regs *regs)
3167{
3168 struct sky2_hw *hw = dev_id;
3169 u32 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
3170
3171 if (status == 0)
3172 return IRQ_NONE;
3173
3174 if (status & Y2_IS_IRQ_SW) {
3175 hw->msi_detected = 1;
3176 wake_up(&hw->msi_wait);
3177 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
3178 }
3179 sky2_write32(hw, B0_Y2_SP_ICR, 2);
3180
3181 return IRQ_HANDLED;
3182}
3183
3184/* Test interrupt path by forcing a a software IRQ */
3185static int __devinit sky2_test_msi(struct sky2_hw *hw)
3186{
3187 struct pci_dev *pdev = hw->pdev;
3188 int err;
3189
3190 sky2_write32(hw, B0_IMSK, Y2_IS_IRQ_SW);
3191
1fb9df5d 3192 err = request_irq(pdev->irq, sky2_test_intr, IRQF_SHARED, DRV_NAME, hw);
fb2690a9
SH		 3193 if (err) {
3194 printk(KERN_ERR PFX "%s: cannot assign irq %d\n",
3195 pci_name(pdev), pdev->irq);
3196 return err;
3197 }
3198
3199 init_waitqueue_head (&hw->msi_wait);
3200
3201 sky2_write8(hw, B0_CTST, CS_ST_SW_IRQ);
3202 wmb();
3203
3204 wait_event_timeout(hw->msi_wait, hw->msi_detected, HZ/10);
3205
3206 if (!hw->msi_detected) {
3207 /* MSI test failed, go back to INTx mode */
3208 printk(KERN_WARNING PFX "%s: No interrupt was generated using MSI, "
3209 "switching to INTx mode. Please report this failure to "
3210 "the PCI maintainer and include system chipset information.\n",
3211 pci_name(pdev));
3212
3213 err = -EOPNOTSUPP;
3214 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
3215 }
3216
3217 sky2_write32(hw, B0_IMSK, 0);
3218
3219 free_irq(pdev->irq, hw);
3220
3221 return err;
3222}
3223
cd28ab6a
SH		 3224static int __devinit sky2_probe(struct pci_dev *pdev,
3225 const struct pci_device_id *ent)
3226{
793b883e 3227 struct net_device *dev, *dev1 = NULL;
cd28ab6a 3228 struct sky2_hw *hw;
5afa0a9c 3229 int err, pm_cap, using_dac = 0;
cd28ab6a 3230
793b883e
SH		 3231 err = pci_enable_device(pdev);
3232 if (err) {
cd28ab6a
SH		 3233 printk(KERN_ERR PFX "%s cannot enable PCI device\n",
3234 pci_name(pdev));
3235 goto err_out;
3236 }
3237
793b883e
SH		 3238 err = pci_request_regions(pdev, DRV_NAME);
3239 if (err) {
cd28ab6a
SH		 3240 printk(KERN_ERR PFX "%s cannot obtain PCI resources\n",
3241 pci_name(pdev));
793b883e 3242 goto err_out;
cd28ab6a
SH		 3243 }
3244
3245 pci_set_master(pdev);
3246
5afa0a9c
SH		 3247 /* Find power-management capability. */
3248 pm_cap = pci_find_capability(pdev, PCI_CAP_ID_PM);
3249 if (pm_cap == 0) {
3250 printk(KERN_ERR PFX "Cannot find PowerManagement capability, "
3251 "aborting.\n");
3252 err = -EIO;
3253 goto err_out_free_regions;
3254 }
3255
d1f3d4dd
SH		 3256 if (sizeof(dma_addr_t) > sizeof(u32) &&
3257 !(err = pci_set_dma_mask(pdev, DMA_64BIT_MASK))) {
3258 using_dac = 1;
3259 err = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
3260 if (err < 0) {
3261 printk(KERN_ERR PFX "%s unable to obtain 64 bit DMA "
3262 "for consistent allocations\n", pci_name(pdev));
3263 goto err_out_free_regions;
3264 }
cd28ab6a 3265
d1f3d4dd 3266 } else {
cd28ab6a
SH		 3267 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
3268 if (err) {
3269 printk(KERN_ERR PFX "%s no usable DMA configuration\n",
3270 pci_name(pdev));
3271 goto err_out_free_regions;
3272 }
3273 }
d1f3d4dd 3274
cd28ab6a 3275 err = -ENOMEM;
6aad85d6 3276 hw = kzalloc(sizeof(*hw), GFP_KERNEL);
cd28ab6a
SH		 3277 if (!hw) {
3278 printk(KERN_ERR PFX "%s: cannot allocate hardware struct\n",
3279 pci_name(pdev));
3280 goto err_out_free_regions;
3281 }
3282
cd28ab6a 3283 hw->pdev = pdev;
cd28ab6a
SH		 3284
3285 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
3286 if (!hw->regs) {
3287 printk(KERN_ERR PFX "%s: cannot map device registers\n",
3288 pci_name(pdev));
3289 goto err_out_free_hw;
3290 }
5afa0a9c 3291 hw->pm_cap = pm_cap;
cd28ab6a 3292
56a645cc
SH		 3293#ifdef __BIG_ENDIAN
3294 /* byte swap descriptors in hardware */
3295 {
3296 u32 reg;
3297
3298 reg = sky2_pci_read32(hw, PCI_DEV_REG2);
3299 reg |= PCI_REV_DESC;
3300 sky2_pci_write32(hw, PCI_DEV_REG2, reg);
3301 }
3302#endif
3303
08c06d8a
SH		 3304 /* ring for status responses */
3305 hw->st_le = pci_alloc_consistent(hw->pdev, STATUS_LE_BYTES,
3306 &hw->st_dma);
3307 if (!hw->st_le)
3308 goto err_out_iounmap;
3309
cd28ab6a
SH		 3310 err = sky2_reset(hw);
3311 if (err)
793b883e 3312 goto err_out_iounmap;
cd28ab6a 3313
7c7459d1
GKH		 3314 printk(KERN_INFO PFX "v%s addr 0x%llx irq %d Yukon-%s (0x%x) rev %d\n",
3315 DRV_VERSION, (unsigned long long)pci_resource_start(pdev, 0),
3316 pdev->irq, yukon2_name[hw->chip_id - CHIP_ID_YUKON_XL],
793b883e 3317 hw->chip_id, hw->chip_rev);
cd28ab6a 3318
793b883e
SH		 3319 dev = sky2_init_netdev(hw, 0, using_dac);
3320 if (!dev)
cd28ab6a
SH		 3321 goto err_out_free_pci;
3322
793b883e
SH		 3323 err = register_netdev(dev);
3324 if (err) {
cd28ab6a
SH		 3325 printk(KERN_ERR PFX "%s: cannot register net device\n",
3326 pci_name(pdev));
3327 goto err_out_free_netdev;
3328 }
3329
3330 sky2_show_addr(dev);
3331
3332 if (hw->ports > 1 && (dev1 = sky2_init_netdev(hw, 1, using_dac))) {
3333 if (register_netdev(dev1) == 0)
3334 sky2_show_addr(dev1);
3335 else {
3336 /* Failure to register second port need not be fatal */
793b883e
SH		 3337 printk(KERN_WARNING PFX
3338 "register of second port failed\n");
cd28ab6a
SH		 3339 hw->dev[1] = NULL;
3340 free_netdev(dev1);
3341 }
3342 }
3343
fb2690a9
SH		 3344 if (!disable_msi && pci_enable_msi(pdev) == 0) {
3345 err = sky2_test_msi(hw);
3346 if (err == -EOPNOTSUPP)
3347 pci_disable_msi(pdev);
3348 else if (err)
3349 goto err_out_unregister;
3350 }
3351
1fb9df5d 3352 err = request_irq(pdev->irq, sky2_intr, IRQF_SHARED, DRV_NAME, hw);
793b883e
SH		 3353 if (err) {
3354 printk(KERN_ERR PFX "%s: cannot assign irq %d\n",
3355 pci_name(pdev), pdev->irq);
3356 goto err_out_unregister;
3357 }
3358
e07b1aa8 3359 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
793b883e 3360
01bd7564 3361 setup_timer(&hw->idle_timer, sky2_idle, (unsigned long) hw);
eb35cf60 3362 sky2_idle_start(hw);
d27ed387 3363
793b883e
SH		 3364 pci_set_drvdata(pdev, hw);
3365
cd28ab6a
SH		 3366 return 0;
3367
793b883e 3368err_out_unregister:
fb2690a9 3369 pci_disable_msi(pdev);
793b883e
SH		 3370 if (dev1) {
3371 unregister_netdev(dev1);
3372 free_netdev(dev1);
3373 }
3374 unregister_netdev(dev);
cd28ab6a
SH		 3375err_out_free_netdev:
3376 free_netdev(dev);
cd28ab6a 3377err_out_free_pci:
793b883e 3378 sky2_write8(hw, B0_CTST, CS_RST_SET);
cd28ab6a
SH		 3379 pci_free_consistent(hw->pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
3380err_out_iounmap:
3381 iounmap(hw->regs);
3382err_out_free_hw:
3383 kfree(hw);
3384err_out_free_regions:
3385 pci_release_regions(pdev);
cd28ab6a 3386 pci_disable_device(pdev);
cd28ab6a
SH		 3387err_out:
3388 return err;
3389}
3390
3391static void __devexit sky2_remove(struct pci_dev *pdev)
3392{
793b883e 3393 struct sky2_hw *hw = pci_get_drvdata(pdev);
cd28ab6a
SH		 3394 struct net_device *dev0, *dev1;
3395
793b883e 3396 if (!hw)
cd28ab6a
SH		 3397 return;
3398
d27ed387
SH		 3399 del_timer_sync(&hw->idle_timer);
3400
3401 sky2_write32(hw, B0_IMSK, 0);
72cb8529
SH		 3402 synchronize_irq(hw->pdev->irq);
3403
cd28ab6a 3404 dev0 = hw->dev[0];
793b883e
SH		 3405 dev1 = hw->dev[1];
3406 if (dev1)
3407 unregister_netdev(dev1);
cd28ab6a
SH		 3408 unregister_netdev(dev0);
3409
5afa0a9c 3410 sky2_set_power_state(hw, PCI_D3hot);
cd28ab6a 3411 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
793b883e 3412 sky2_write8(hw, B0_CTST, CS_RST_SET);
5afa0a9c 3413 sky2_read8(hw, B0_CTST);
cd28ab6a
SH		 3414
3415 free_irq(pdev->irq, hw);
fb2690a9 3416 pci_disable_msi(pdev);
793b883e 3417 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 3418 pci_release_regions(pdev);
3419 pci_disable_device(pdev);
793b883e 3420
cd28ab6a
SH		 3421 if (dev1)
3422 free_netdev(dev1);
3423 free_netdev(dev0);
3424 iounmap(hw->regs);
3425 kfree(hw);
5afa0a9c 3426
cd28ab6a
SH		 3427 pci_set_drvdata(pdev, NULL);
3428}
3429
3430#ifdef CONFIG_PM
3431static int sky2_suspend(struct pci_dev *pdev, pm_message_t state)
3432{
793b883e 3433 struct sky2_hw *hw = pci_get_drvdata(pdev);
5afa0a9c 3434 int i;
2ccc99b7
SH		 3435 pci_power_t pstate = pci_choose_state(pdev, state);
3436
3437 if (!(pstate == PCI_D3hot || pstate == PCI_D3cold))
3438 return -EINVAL;
cd28ab6a 3439
eb35cf60 3440 del_timer_sync(&hw->idle_timer);
6a5706b9 3441 netif_poll_disable(hw->dev[0]);
eb35cf60 3442
f05267e7 3443 for (i = 0; i < hw->ports; i++) {
cd28ab6a
SH		 3444 struct net_device *dev = hw->dev[i];
3445
6a5706b9 3446 if (netif_running(dev)) {
5afa0a9c 3447 sky2_down(dev);
cd28ab6a 3448 netif_device_detach(dev);
cd28ab6a
SH		 3449 }
3450 }
3451
8ab8fca2 3452 sky2_write32(hw, B0_IMSK, 0);
d374c1c1 3453 pci_save_state(pdev);
2ccc99b7
SH		 3454 sky2_set_power_state(hw, pstate);
3455 return 0;
cd28ab6a
SH		 3456}
3457
3458static int sky2_resume(struct pci_dev *pdev)
3459{
793b883e 3460 struct sky2_hw *hw = pci_get_drvdata(pdev);
08c06d8a 3461 int i, err;
cd28ab6a 3462
cd28ab6a
SH		 3463 pci_restore_state(pdev);
3464 pci_enable_wake(pdev, PCI_D0, 0);
2ccc99b7 3465 sky2_set_power_state(hw, PCI_D0);
cd28ab6a 3466
08c06d8a
SH		 3467 err = sky2_reset(hw);
3468 if (err)
3469 goto out;
cd28ab6a 3470
8ab8fca2
SH		 3471 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
3472
f05267e7 3473 for (i = 0; i < hw->ports; i++) {
cd28ab6a 3474 struct net_device *dev = hw->dev[i];
6a5706b9 3475 if (netif_running(dev)) {
08c06d8a 3476 netif_device_attach(dev);
88d11360 3477
08c06d8a
SH		 3478 err = sky2_up(dev);
3479 if (err) {
3480 printk(KERN_ERR PFX "%s: could not up: %d\n",
3481 dev->name, err);
3482 dev_close(dev);
eb35cf60 3483 goto out;
5afa0a9c 3484 }
cd28ab6a
SH		 3485 }
3486 }
eb35cf60 3487
6a5706b9 3488 netif_poll_enable(hw->dev[0]);
eb35cf60 3489 sky2_idle_start(hw);
08c06d8a
SH		 3490out:
3491 return err;
cd28ab6a
SH		 3492}
3493#endif
3494
3495static struct pci_driver sky2_driver = {
793b883e
SH		 3496 .name = DRV_NAME,
3497 .id_table = sky2_id_table,
3498 .probe = sky2_probe,
3499 .remove = __devexit_p(sky2_remove),
cd28ab6a 3500#ifdef CONFIG_PM
793b883e
SH		 3501 .suspend = sky2_suspend,
3502 .resume = sky2_resume,
cd28ab6a
SH		 3503#endif
3504};
3505
3506static int __init sky2_init_module(void)
3507{
50241c4c 3508 return pci_register_driver(&sky2_driver);
cd28ab6a
SH		 3509}
3510
3511static void __exit sky2_cleanup_module(void)
3512{
3513 pci_unregister_driver(&sky2_driver);
3514}
3515
3516module_init(sky2_init_module);
3517module_exit(sky2_cleanup_module);
3518
3519MODULE_DESCRIPTION("Marvell Yukon 2 Gigabit Ethernet driver");
3520MODULE_AUTHOR("Stephen Hemminger <shemminger@osdl.org>");
3521MODULE_LICENSE("GPL");
5f4f9dc1 3522MODULE_VERSION(DRV_VERSION);
Clone of davem's net-next-2.6 tree