]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/net/sfc/falcon_boards.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
scm: lower SCM_MAX_FD
[net-next-2.6.git] / drivers / net / sfc / falcon_boards.c
CommitLineData
8ceee660
BH		 1/****************************************************************************
2 * Driver for Solarflare Solarstorm network controllers and boards
906bb26c 3 * Copyright 2007-2009 Solarflare Communications Inc.
8ceee660
BH		 4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 as published
7 * by the Free Software Foundation, incorporated herein by reference.
8 */
9
c9597d4f
BH		 10#include <linux/rtnetlink.h>
11
8ceee660
BH		 12#include "net_driver.h"
13#include "phy.h"
8ceee660 14#include "efx.h"
744093c9 15#include "nic.h"
3e6c4538 16#include "regs.h"
12d00cad 17#include "io.h"
3e133c44 18#include "workarounds.h"
8ceee660
BH		 19
20/* Macros for unpacking the board revision */
21/* The revision info is in host byte order. */
3473a5b1
BH		 22#define FALCON_BOARD_TYPE(_rev) (_rev >> 8)
23#define FALCON_BOARD_MAJOR(_rev) ((_rev >> 4) & 0xf)
24#define FALCON_BOARD_MINOR(_rev) (_rev & 0xf)
25
26/* Board types */
c9597d4f 27#define FALCON_BOARD_SFE4001 0x01
3473a5b1 28#define FALCON_BOARD_SFE4002 0x02
7e51b439 29#define FALCON_BOARD_SFE4003 0x03
3473a5b1 30#define FALCON_BOARD_SFN4112F 0x52
8ceee660 31
242cc054
BH		 32/* Board temperature is about 15°C above ambient when air flow is
33 * limited. */
34#define FALCON_BOARD_TEMP_BIAS 15
35
36/* SFC4000 datasheet says: 'The maximum permitted junction temperature
37 * is 125°C; the thermal design of the environment for the SFC4000
38 * should aim to keep this well below 100°C.' */
39#define FALCON_JUNC_TEMP_MAX 90
40
3e133c44
BH		 41/*****************************************************************************
42 * Support for LM87 sensor chip used on several boards
43 */
44#define LM87_REG_ALARMS1 0x41
45#define LM87_REG_ALARMS2 0x42
46#define LM87_IN_LIMITS(nr, _min, _max) \
47 0x2B + (nr) * 2, _max, 0x2C + (nr) * 2, _min
48#define LM87_AIN_LIMITS(nr, _min, _max) \
49 0x3B + (nr), _max, 0x1A + (nr), _min
50#define LM87_TEMP_INT_LIMITS(_min, _max) \
51 0x39, _max, 0x3A, _min
52#define LM87_TEMP_EXT1_LIMITS(_min, _max) \
53 0x37, _max, 0x38, _min
54
55#define LM87_ALARM_TEMP_INT 0x10
56#define LM87_ALARM_TEMP_EXT1 0x20
57
58#if defined(CONFIG_SENSORS_LM87) || defined(CONFIG_SENSORS_LM87_MODULE)
59
60static int efx_init_lm87(struct efx_nic *efx, struct i2c_board_info *info,
61 const u8 *reg_values)
62{
e775fb93
BH		 63 struct falcon_board *board = falcon_board(efx);
64 struct i2c_client *client = i2c_new_device(&board->i2c_adap, info);
3e133c44
BH		 65 int rc;
66
67 if (!client)
68 return -EIO;
69
70 while (*reg_values) {
71 u8 reg = *reg_values++;
72 u8 value = *reg_values++;
73 rc = i2c_smbus_write_byte_data(client, reg, value);
74 if (rc)
75 goto err;
76 }
77
e775fb93 78 board->hwmon_client = client;
3e133c44
BH		 79 return 0;
80
81err:
82 i2c_unregister_device(client);
83 return rc;
84}
85
86static void efx_fini_lm87(struct efx_nic *efx)
87{
278c0621 88 i2c_unregister_device(falcon_board(efx)->hwmon_client);
3e133c44
BH		 89}
90
91static int efx_check_lm87(struct efx_nic *efx, unsigned mask)
92{
278c0621 93 struct i2c_client *client = falcon_board(efx)->hwmon_client;
3e133c44
BH		 94 s32 alarms1, alarms2;
95
96 /* If link is up then do not monitor temperature */
eb50c0d6 97 if (EFX_WORKAROUND_7884(efx) && efx->link_state.up)
3e133c44
BH		 98 return 0;
99
100 alarms1 = i2c_smbus_read_byte_data(client, LM87_REG_ALARMS1);
101 alarms2 = i2c_smbus_read_byte_data(client, LM87_REG_ALARMS2);
102 if (alarms1 < 0)
103 return alarms1;
104 if (alarms2 < 0)
105 return alarms2;
106 alarms1 &= mask;
107 alarms2 &= mask >> 8;
108 if (alarms1 || alarms2) {
62776d03
BH		 109 netif_err(efx, hw, efx->net_dev,
110 "LM87 detected a hardware failure (status %02x:%02x)"
bd97a63f 111 "%s%s%s\n",
62776d03 112 alarms1, alarms2,
bd97a63f
BH		 113 (alarms1 & LM87_ALARM_TEMP_INT) ?
114 "; board is overheating" : "",
115 (alarms1 & LM87_ALARM_TEMP_EXT1) ?
116 "; controller is overheating" : "",
117 (alarms1 & ~(LM87_ALARM_TEMP_INT | LM87_ALARM_TEMP_EXT1)
118 || alarms2) ?
119 "; electrical fault" : "");
3e133c44
BH		 120 return -ERANGE;
121 }
122
123 return 0;
124}
125
126#else /* !CONFIG_SENSORS_LM87 */
127
128static inline int
129efx_init_lm87(struct efx_nic *efx, struct i2c_board_info *info,
130 const u8 *reg_values)
131{
132 return 0;
133}
134static inline void efx_fini_lm87(struct efx_nic *efx)
135{
136}
137static inline int efx_check_lm87(struct efx_nic *efx, unsigned mask)
138{
139 return 0;
140}
141
142#endif /* CONFIG_SENSORS_LM87 */
143
c9597d4f 144/*****************************************************************************
8fbca791 145 * Support for the SFE4001 NIC.
c9597d4f
BH		 146 *
147 * The SFE4001 does not power-up fully at reset due to its high power
148 * consumption. We control its power via a PCA9539 I/O expander.
8fbca791 149 * It also has a MAX6647 temperature monitor which we expose to
c9597d4f
BH		 150 * the lm90 driver.
151 *
152 * This also provides minimal support for reflashing the PHY, which is
153 * initiated by resetting it with the FLASH_CFG_1 pin pulled down.
154 * On SFE4001 rev A2 and later this is connected to the 3V3X output of
8fbca791 155 * the IO-expander.
c9597d4f
BH		 156 * We represent reflash mode as PHY_MODE_SPECIAL and make it mutually
157 * exclusive with the network device being open.
158 */
159
160/**************************************************************************
8986352a 161 * Support for I2C IO Expander device on SFE4001
c9597d4f
BH		 162 */
163#define PCA9539 0x74
164
165#define P0_IN 0x00
166#define P0_OUT 0x02
167#define P0_INVERT 0x04
168#define P0_CONFIG 0x06
169
170#define P0_EN_1V0X_LBN 0
171#define P0_EN_1V0X_WIDTH 1
172#define P0_EN_1V2_LBN 1
173#define P0_EN_1V2_WIDTH 1
174#define P0_EN_2V5_LBN 2
175#define P0_EN_2V5_WIDTH 1
176#define P0_EN_3V3X_LBN 3
177#define P0_EN_3V3X_WIDTH 1
178#define P0_EN_5V_LBN 4
179#define P0_EN_5V_WIDTH 1
180#define P0_SHORTEN_JTAG_LBN 5
181#define P0_SHORTEN_JTAG_WIDTH 1
182#define P0_X_TRST_LBN 6
183#define P0_X_TRST_WIDTH 1
184#define P0_DSP_RESET_LBN 7
185#define P0_DSP_RESET_WIDTH 1
186
187#define P1_IN 0x01
188#define P1_OUT 0x03
189#define P1_INVERT 0x05
190#define P1_CONFIG 0x07
191
192#define P1_AFE_PWD_LBN 0
193#define P1_AFE_PWD_WIDTH 1
194#define P1_DSP_PWD25_LBN 1
195#define P1_DSP_PWD25_WIDTH 1
196#define P1_RESERVED_LBN 2
197#define P1_RESERVED_WIDTH 2
198#define P1_SPARE_LBN 4
199#define P1_SPARE_WIDTH 4
200
201/* Temperature Sensor */
202#define MAX664X_REG_RSL 0x02
203#define MAX664X_REG_WLHO 0x0B
204
205static void sfe4001_poweroff(struct efx_nic *efx)
206{
278c0621
BH		 207 struct i2c_client *ioexp_client = falcon_board(efx)->ioexp_client;
208 struct i2c_client *hwmon_client = falcon_board(efx)->hwmon_client;
c9597d4f
BH		 209
210 /* Turn off all power rails and disable outputs */
211 i2c_smbus_write_byte_data(ioexp_client, P0_OUT, 0xff);
212 i2c_smbus_write_byte_data(ioexp_client, P1_CONFIG, 0xff);
213 i2c_smbus_write_byte_data(ioexp_client, P0_CONFIG, 0xff);
214
215 /* Clear any over-temperature alert */
216 i2c_smbus_read_byte_data(hwmon_client, MAX664X_REG_RSL);
217}
218
219static int sfe4001_poweron(struct efx_nic *efx)
220{
278c0621
BH		 221 struct i2c_client *ioexp_client = falcon_board(efx)->ioexp_client;
222 struct i2c_client *hwmon_client = falcon_board(efx)->hwmon_client;
c9597d4f
BH		 223 unsigned int i, j;
224 int rc;
225 u8 out;
226
227 /* Clear any previous over-temperature alert */
228 rc = i2c_smbus_read_byte_data(hwmon_client, MAX664X_REG_RSL);
229 if (rc < 0)
230 return rc;
231
232 /* Enable port 0 and port 1 outputs on IO expander */
233 rc = i2c_smbus_write_byte_data(ioexp_client, P0_CONFIG, 0x00);
234 if (rc)
235 return rc;
236 rc = i2c_smbus_write_byte_data(ioexp_client, P1_CONFIG,
237 0xff & ~(1 << P1_SPARE_LBN));
238 if (rc)
239 goto fail_on;
240
241 /* If PHY power is on, turn it all off and wait 1 second to
242 * ensure a full reset.
243 */
244 rc = i2c_smbus_read_byte_data(ioexp_client, P0_OUT);
245 if (rc < 0)
246 goto fail_on;
247 out = 0xff & ~((0 << P0_EN_1V2_LBN) | (0 << P0_EN_2V5_LBN) |
248 (0 << P0_EN_3V3X_LBN) | (0 << P0_EN_5V_LBN) |
249 (0 << P0_EN_1V0X_LBN));
250 if (rc != out) {
62776d03 251 netif_info(efx, hw, efx->net_dev, "power-cycling PHY\n");
c9597d4f
BH		 252 rc = i2c_smbus_write_byte_data(ioexp_client, P0_OUT, out);
253 if (rc)
254 goto fail_on;
255 schedule_timeout_uninterruptible(HZ);
256 }
257
258 for (i = 0; i < 20; ++i) {
259 /* Turn on 1.2V, 2.5V, 3.3V and 5V power rails */
260 out = 0xff & ~((1 << P0_EN_1V2_LBN) | (1 << P0_EN_2V5_LBN) |
261 (1 << P0_EN_3V3X_LBN) | (1 << P0_EN_5V_LBN) |
262 (1 << P0_X_TRST_LBN));
263 if (efx->phy_mode & PHY_MODE_SPECIAL)
264 out |= 1 << P0_EN_3V3X_LBN;
265
266 rc = i2c_smbus_write_byte_data(ioexp_client, P0_OUT, out);
267 if (rc)
268 goto fail_on;
269 msleep(10);
270
271 /* Turn on 1V power rail */
272 out &= ~(1 << P0_EN_1V0X_LBN);
273 rc = i2c_smbus_write_byte_data(ioexp_client, P0_OUT, out);
274 if (rc)
275 goto fail_on;
276
62776d03
BH		 277 netif_info(efx, hw, efx->net_dev,
278 "waiting for DSP boot (attempt %d)...\n", i);
c9597d4f
BH		 279
280 /* In flash config mode, DSP does not turn on AFE, so
281 * just wait 1 second.
282 */
283 if (efx->phy_mode & PHY_MODE_SPECIAL) {
284 schedule_timeout_uninterruptible(HZ);
285 return 0;
286 }
287
288 for (j = 0; j < 10; ++j) {
289 msleep(100);
290
291 /* Check DSP has asserted AFE power line */
292 rc = i2c_smbus_read_byte_data(ioexp_client, P1_IN);
293 if (rc < 0)
294 goto fail_on;
295 if (rc & (1 << P1_AFE_PWD_LBN))
296 return 0;
297 }
298 }
299
62776d03 300 netif_info(efx, hw, efx->net_dev, "timed out waiting for DSP boot\n");
c9597d4f
BH		 301 rc = -ETIMEDOUT;
302fail_on:
303 sfe4001_poweroff(efx);
304 return rc;
305}
306
c9597d4f
BH		 307static ssize_t show_phy_flash_cfg(struct device *dev,
308 struct device_attribute *attr, char *buf)
309{
310 struct efx_nic *efx = pci_get_drvdata(to_pci_dev(dev));
311 return sprintf(buf, "%d\n", !!(efx->phy_mode & PHY_MODE_SPECIAL));
312}
313
314static ssize_t set_phy_flash_cfg(struct device *dev,
315 struct device_attribute *attr,
316 const char *buf, size_t count)
317{
318 struct efx_nic *efx = pci_get_drvdata(to_pci_dev(dev));
319 enum efx_phy_mode old_mode, new_mode;
320 int err;
321
322 rtnl_lock();
323 old_mode = efx->phy_mode;
324 if (count == 0 || *buf == '0')
325 new_mode = old_mode & ~PHY_MODE_SPECIAL;
326 else
327 new_mode = PHY_MODE_SPECIAL;
328 if (old_mode == new_mode) {
329 err = 0;
330 } else if (efx->state != STATE_RUNNING || netif_running(efx->net_dev)) {
331 err = -EBUSY;
332 } else {
333 /* Reset the PHY, reconfigure the MAC and enable/disable
334 * MAC stats accordingly. */
335 efx->phy_mode = new_mode;
336 if (new_mode & PHY_MODE_SPECIAL)
55edc6e6 337 falcon_stop_nic_stats(efx);
8fbca791 338 err = sfe4001_poweron(efx);
d3245b28
BH		 339 if (!err)
340 err = efx_reconfigure_port(efx);
c9597d4f 341 if (!(new_mode & PHY_MODE_SPECIAL))
55edc6e6 342 falcon_start_nic_stats(efx);
c9597d4f
BH		 343 }
344 rtnl_unlock();
345
346 return err ? err : count;
347}
348
349static DEVICE_ATTR(phy_flash_cfg, 0644, show_phy_flash_cfg, set_phy_flash_cfg);
350
351static void sfe4001_fini(struct efx_nic *efx)
352{
278c0621
BH		 353 struct falcon_board *board = falcon_board(efx);
354
62776d03 355 netif_info(efx, drv, efx->net_dev, "%s\n", __func__);
c9597d4f
BH		 356
357 device_remove_file(&efx->pci_dev->dev, &dev_attr_phy_flash_cfg);
358 sfe4001_poweroff(efx);
278c0621
BH		 359 i2c_unregister_device(board->ioexp_client);
360 i2c_unregister_device(board->hwmon_client);
c9597d4f
BH		 361}
362
363static int sfe4001_check_hw(struct efx_nic *efx)
364{
365 s32 status;
366
367 /* If XAUI link is up then do not monitor */
9007b9fa 368 if (EFX_WORKAROUND_7884(efx) && !efx->xmac_poll_required)
c9597d4f
BH		 369 return 0;
370
371 /* Check the powered status of the PHY. Lack of power implies that
372 * the MAX6647 has shut down power to it, probably due to a temp.
373 * alarm. Reading the power status rather than the MAX6647 status
374 * directly because the later is read-to-clear and would thus
375 * start to power up the PHY again when polled, causing us to blip
376 * the power undesirably.
377 * We know we can read from the IO expander because we did
378 * it during power-on. Assume failure now is bad news. */
278c0621 379 status = i2c_smbus_read_byte_data(falcon_board(efx)->ioexp_client, P1_IN);
c9597d4f
BH		 380 if (status >= 0 &&
381 (status & ((1 << P1_AFE_PWD_LBN) | (1 << P1_DSP_PWD25_LBN))) != 0)
382 return 0;
383
384 /* Use board power control, not PHY power control */
385 sfe4001_poweroff(efx);
386 efx->phy_mode = PHY_MODE_OFF;
387
388 return (status < 0) ? -EIO : -ERANGE;
389}
390
391static struct i2c_board_info sfe4001_hwmon_info = {
392 I2C_BOARD_INFO("max6647", 0x4e),
393};
394
395/* This board uses an I2C expander to provider power to the PHY, which needs to
396 * be turned on before the PHY can be used.
397 * Context: Process context, rtnl lock held
398 */
399static int sfe4001_init(struct efx_nic *efx)
400{
278c0621 401 struct falcon_board *board = falcon_board(efx);
c9597d4f
BH		 402 int rc;
403
404#if defined(CONFIG_SENSORS_LM90) || defined(CONFIG_SENSORS_LM90_MODULE)
278c0621 405 board->hwmon_client =
e775fb93 406 i2c_new_device(&board->i2c_adap, &sfe4001_hwmon_info);
c9597d4f 407#else
278c0621 408 board->hwmon_client =
e775fb93 409 i2c_new_dummy(&board->i2c_adap, sfe4001_hwmon_info.addr);
c9597d4f 410#endif
278c0621 411 if (!board->hwmon_client)
c9597d4f
BH		 412 return -EIO;
413
414 /* Raise board/PHY high limit from 85 to 90 degrees Celsius */
278c0621 415 rc = i2c_smbus_write_byte_data(board->hwmon_client,
c9597d4f
BH		 416 MAX664X_REG_WLHO, 90);
417 if (rc)
418 goto fail_hwmon;
419
e775fb93 420 board->ioexp_client = i2c_new_dummy(&board->i2c_adap, PCA9539);
278c0621 421 if (!board->ioexp_client) {
c9597d4f
BH		 422 rc = -EIO;
423 goto fail_hwmon;
424 }
425
c9597d4f
BH		 426 if (efx->phy_mode & PHY_MODE_SPECIAL) {
427 /* PHY won't generate a 156.25 MHz clock and MAC stats fetch
428 * will fail. */
55edc6e6 429 falcon_stop_nic_stats(efx);
c9597d4f
BH		 430 }
431 rc = sfe4001_poweron(efx);
432 if (rc)
433 goto fail_ioexp;
434
435 rc = device_create_file(&efx->pci_dev->dev, &dev_attr_phy_flash_cfg);
436 if (rc)
437 goto fail_on;
438
62776d03 439 netif_info(efx, hw, efx->net_dev, "PHY is powered on\n");
c9597d4f
BH		 440 return 0;
441
442fail_on:
443 sfe4001_poweroff(efx);
444fail_ioexp:
278c0621 445 i2c_unregister_device(board->ioexp_client);
c9597d4f 446fail_hwmon:
278c0621 447 i2c_unregister_device(board->hwmon_client);
c9597d4f
BH		 448 return rc;
449}
450
8ceee660
BH		 451/*****************************************************************************
452 * Support for the SFE4002
453 *
454 */
3e133c44
BH		 455static u8 sfe4002_lm87_channel = 0x03; /* use AIN not FAN inputs */
456
457static const u8 sfe4002_lm87_regs[] = {
242cc054
BH		 458 LM87_IN_LIMITS(0, 0x7c, 0x99), /* 2.5V: 1.8V +/- 10% */
459 LM87_IN_LIMITS(1, 0x4c, 0x5e), /* Vccp1: 1.2V +/- 10% */
460 LM87_IN_LIMITS(2, 0xac, 0xd4), /* 3.3V: 3.3V +/- 10% */
461 LM87_IN_LIMITS(3, 0xac, 0xd4), /* 5V: 5.0V +/- 10% */
462 LM87_IN_LIMITS(4, 0xac, 0xe0), /* 12V: 10.8-14V */
463 LM87_IN_LIMITS(5, 0x3f, 0x4f), /* Vccp2: 1.0V +/- 10% */
464 LM87_AIN_LIMITS(0, 0x98, 0xbb), /* AIN1: 1.66V +/- 10% */
465 LM87_AIN_LIMITS(1, 0x8a, 0xa9), /* AIN2: 1.5V +/- 10% */
466 LM87_TEMP_INT_LIMITS(0, 80 + FALCON_BOARD_TEMP_BIAS),
467 LM87_TEMP_EXT1_LIMITS(0, FALCON_JUNC_TEMP_MAX),
3e133c44
BH		 468 0
469};
470
471static struct i2c_board_info sfe4002_hwmon_info = {
472 I2C_BOARD_INFO("lm87", 0x2e),
473 .platform_data = &sfe4002_lm87_channel,
3e133c44
BH		 474};
475
8ceee660
BH		 476/****************************************************************************/
477/* LED allocations. Note that on rev A0 boards the schematic and the reality
478 * differ: red and green are swapped. Below is the fixed (A1) layout (there
479 * are only 3 A0 boards in existence, so no real reason to make this
480 * conditional).
481 */
482#define SFE4002_FAULT_LED (2) /* Red */
483#define SFE4002_RX_LED (0) /* Green */
484#define SFE4002_TX_LED (1) /* Amber */
485
981fc1b4 486static void sfe4002_init_phy(struct efx_nic *efx)
8ceee660
BH		 487{
488 /* Set the TX and RX LEDs to reflect status and activity, and the
489 * fault LED off */
b37b62fe
BH		 490 falcon_qt202x_set_led(efx, SFE4002_TX_LED,
491 QUAKE_LED_TXLINK | QUAKE_LED_LINK_ACTSTAT);
492 falcon_qt202x_set_led(efx, SFE4002_RX_LED,
493 QUAKE_LED_RXLINK | QUAKE_LED_LINK_ACTSTAT);
494 falcon_qt202x_set_led(efx, SFE4002_FAULT_LED, QUAKE_LED_OFF);
8ceee660
BH		 495}
496
398468ed 497static void sfe4002_set_id_led(struct efx_nic *efx, enum efx_led_mode mode)
8ceee660 498{
398468ed
BH		 499 falcon_qt202x_set_led(
500 efx, SFE4002_FAULT_LED,
501 (mode == EFX_LED_ON) ? QUAKE_LED_ON : QUAKE_LED_OFF);
8ceee660
BH		 502}
503
3e133c44
BH		 504static int sfe4002_check_hw(struct efx_nic *efx)
505{
278c0621
BH		 506 struct falcon_board *board = falcon_board(efx);
507
3e133c44
BH		 508 /* A0 board rev. 4002s report a temperature fault the whole time
509 * (bad sensor) so we mask it out. */
510 unsigned alarm_mask =
278c0621 511 (board->major == 0 && board->minor == 0) ?
3e133c44
BH		 512 ~LM87_ALARM_TEMP_EXT1 : ~0;
513
514 return efx_check_lm87(efx, alarm_mask);
515}
516
8ceee660
BH		 517static int sfe4002_init(struct efx_nic *efx)
518{
44838a44 519 return efx_init_lm87(efx, &sfe4002_hwmon_info, sfe4002_lm87_regs);
8ceee660
BH		 520}
521
94f52cd1
BH		 522/*****************************************************************************
523 * Support for the SFN4112F
524 *
525 */
526static u8 sfn4112f_lm87_channel = 0x03; /* use AIN not FAN inputs */
527
528static const u8 sfn4112f_lm87_regs[] = {
242cc054
BH		 529 LM87_IN_LIMITS(0, 0x7c, 0x99), /* 2.5V: 1.8V +/- 10% */
530 LM87_IN_LIMITS(1, 0x4c, 0x5e), /* Vccp1: 1.2V +/- 10% */
531 LM87_IN_LIMITS(2, 0xac, 0xd4), /* 3.3V: 3.3V +/- 10% */
532 LM87_IN_LIMITS(4, 0xac, 0xe0), /* 12V: 10.8-14V */
533 LM87_IN_LIMITS(5, 0x3f, 0x4f), /* Vccp2: 1.0V +/- 10% */
534 LM87_AIN_LIMITS(1, 0x8a, 0xa9), /* AIN2: 1.5V +/- 10% */
535 LM87_TEMP_INT_LIMITS(0, 60 + FALCON_BOARD_TEMP_BIAS),
536 LM87_TEMP_EXT1_LIMITS(0, FALCON_JUNC_TEMP_MAX),
94f52cd1
BH		 537 0
538};
539
540static struct i2c_board_info sfn4112f_hwmon_info = {
541 I2C_BOARD_INFO("lm87", 0x2e),
542 .platform_data = &sfn4112f_lm87_channel,
94f52cd1
BH		 543};
544
545#define SFN4112F_ACT_LED 0
546#define SFN4112F_LINK_LED 1
547
981fc1b4 548static void sfn4112f_init_phy(struct efx_nic *efx)
94f52cd1 549{
b37b62fe
BH		 550 falcon_qt202x_set_led(efx, SFN4112F_ACT_LED,
551 QUAKE_LED_RXLINK | QUAKE_LED_LINK_ACT);
552 falcon_qt202x_set_led(efx, SFN4112F_LINK_LED,
553 QUAKE_LED_RXLINK | QUAKE_LED_LINK_STAT);
94f52cd1
BH		 554}
555
398468ed 556static void sfn4112f_set_id_led(struct efx_nic *efx, enum efx_led_mode mode)
94f52cd1 557{
398468ed
BH		 558 int reg;
559
560 switch (mode) {
561 case EFX_LED_OFF:
562 reg = QUAKE_LED_OFF;
563 break;
564 case EFX_LED_ON:
565 reg = QUAKE_LED_ON;
566 break;
567 default:
568 reg = QUAKE_LED_RXLINK | QUAKE_LED_LINK_STAT;
569 break;
570 }
571
572 falcon_qt202x_set_led(efx, SFN4112F_LINK_LED, reg);
94f52cd1
BH		 573}
574
575static int sfn4112f_check_hw(struct efx_nic *efx)
576{
577 /* Mask out unused sensors */
578 return efx_check_lm87(efx, ~0x48);
579}
580
581static int sfn4112f_init(struct efx_nic *efx)
582{
44838a44 583 return efx_init_lm87(efx, &sfn4112f_hwmon_info, sfn4112f_lm87_regs);
94f52cd1
BH		 584}
585
7e51b439
BH		 586/*****************************************************************************
587 * Support for the SFE4003
588 *
589 */
590static u8 sfe4003_lm87_channel = 0x03; /* use AIN not FAN inputs */
591
592static const u8 sfe4003_lm87_regs[] = {
593 LM87_IN_LIMITS(0, 0x67, 0x7f), /* 2.5V: 1.5V +/- 10% */
594 LM87_IN_LIMITS(1, 0x4c, 0x5e), /* Vccp1: 1.2V +/- 10% */
595 LM87_IN_LIMITS(2, 0xac, 0xd4), /* 3.3V: 3.3V +/- 10% */
596 LM87_IN_LIMITS(4, 0xac, 0xe0), /* 12V: 10.8-14V */
597 LM87_IN_LIMITS(5, 0x3f, 0x4f), /* Vccp2: 1.0V +/- 10% */
598 LM87_TEMP_INT_LIMITS(0, 70 + FALCON_BOARD_TEMP_BIAS),
599 0
600};
601
602static struct i2c_board_info sfe4003_hwmon_info = {
603 I2C_BOARD_INFO("lm87", 0x2e),
604 .platform_data = &sfe4003_lm87_channel,
605};
606
607/* Board-specific LED info. */
608#define SFE4003_RED_LED_GPIO 11
609#define SFE4003_LED_ON 1
610#define SFE4003_LED_OFF 0
611
612static void sfe4003_set_id_led(struct efx_nic *efx, enum efx_led_mode mode)
613{
614 struct falcon_board *board = falcon_board(efx);
615
616 /* The LEDs were not wired to GPIOs before A3 */
617 if (board->minor < 3 && board->major == 0)
618 return;
619
620 falcon_txc_set_gpio_val(
621 efx, SFE4003_RED_LED_GPIO,
622 (mode == EFX_LED_ON) ? SFE4003_LED_ON : SFE4003_LED_OFF);
623}
624
625static void sfe4003_init_phy(struct efx_nic *efx)
626{
627 struct falcon_board *board = falcon_board(efx);
628
629 /* The LEDs were not wired to GPIOs before A3 */
630 if (board->minor < 3 && board->major == 0)
631 return;
632
633 falcon_txc_set_gpio_dir(efx, SFE4003_RED_LED_GPIO, TXC_GPIO_DIR_OUTPUT);
634 falcon_txc_set_gpio_val(efx, SFE4003_RED_LED_GPIO, SFE4003_LED_OFF);
635}
636
637static int sfe4003_check_hw(struct efx_nic *efx)
638{
639 struct falcon_board *board = falcon_board(efx);
640
641 /* A0/A1/A2 board rev. 4003s report a temperature fault the whole time
642 * (bad sensor) so we mask it out. */
643 unsigned alarm_mask =
644 (board->major == 0 && board->minor <= 2) ?
645 ~LM87_ALARM_TEMP_EXT1 : ~0;
646
647 return efx_check_lm87(efx, alarm_mask);
648}
649
650static int sfe4003_init(struct efx_nic *efx)
651{
652 return efx_init_lm87(efx, &sfe4003_hwmon_info, sfe4003_lm87_regs);
653}
654
44838a44
BH		 655static const struct falcon_board_type board_types[] = {
656 {
657 .id = FALCON_BOARD_SFE4001,
658 .ref_model = "SFE4001",
659 .gen_type = "10GBASE-T adapter",
660 .init = sfe4001_init,
661 .init_phy = efx_port_dummy_op_void,
662 .fini = sfe4001_fini,
663 .set_id_led = tenxpress_set_id_led,
664 .monitor = sfe4001_check_hw,
665 },
666 {
667 .id = FALCON_BOARD_SFE4002,
668 .ref_model = "SFE4002",
669 .gen_type = "XFP adapter",
670 .init = sfe4002_init,
671 .init_phy = sfe4002_init_phy,
672 .fini = efx_fini_lm87,
673 .set_id_led = sfe4002_set_id_led,
674 .monitor = sfe4002_check_hw,
675 },
7e51b439
BH		 676 {
677 .id = FALCON_BOARD_SFE4003,
678 .ref_model = "SFE4003",
679 .gen_type = "10GBASE-CX4 adapter",
680 .init = sfe4003_init,
681 .init_phy = sfe4003_init_phy,
682 .fini = efx_fini_lm87,
683 .set_id_led = sfe4003_set_id_led,
684 .monitor = sfe4003_check_hw,
685 },
44838a44
BH		 686 {
687 .id = FALCON_BOARD_SFN4112F,
688 .ref_model = "SFN4112F",
689 .gen_type = "SFP+ adapter",
690 .init = sfn4112f_init,
691 .init_phy = sfn4112f_init_phy,
692 .fini = efx_fini_lm87,
693 .set_id_led = sfn4112f_set_id_led,
694 .monitor = sfn4112f_check_hw,
695 },
8ceee660
BH		 696};
697
e41c11ee 698int falcon_probe_board(struct efx_nic *efx, u16 revision_info)
8ceee660 699{
278c0621 700 struct falcon_board *board = falcon_board(efx);
44838a44 701 u8 type_id = FALCON_BOARD_TYPE(revision_info);
04300d24 702 int i;
8ceee660 703
278c0621
BH		 704 board->major = FALCON_BOARD_MAJOR(revision_info);
705 board->minor = FALCON_BOARD_MINOR(revision_info);
8ceee660 706
44838a44
BH		 707 for (i = 0; i < ARRAY_SIZE(board_types); i++)
708 if (board_types[i].id == type_id)
709 board->type = &board_types[i];
8ceee660 710
44838a44 711 if (board->type) {
62776d03 712 netif_info(efx, probe, efx->net_dev, "board is %s rev %c%d\n",
8ceee660 713 (efx->pci_dev->subsystem_vendor == EFX_VENDID_SFC)
44838a44 714 ? board->type->ref_model : board->type->gen_type,
278c0621 715 'A' + board->major, board->minor);
e41c11ee 716 return 0;
04300d24 717 } else {
62776d03
BH		 718 netif_err(efx, probe, efx->net_dev, "unknown board type %d\n",
719 type_id);
e41c11ee 720 return -ENODEV;
04300d24 721 }
8ceee660 722}
Clone of davem's net-next-2.6 tree