]>
Commit | Line | Data |
---|---|---|
8ceee660 BH |
1 | /**************************************************************************** |
2 | * Driver for Solarflare Solarstorm network controllers and boards | |
3 | * Copyright 2005-2006 Fen Systems Ltd. | |
906bb26c | 4 | * Copyright 2006-2009 Solarflare Communications Inc. |
8ceee660 BH |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms of the GNU General Public License version 2 as published | |
8 | * by the Free Software Foundation, incorporated herein by reference. | |
9 | */ | |
10 | ||
11 | #include <linux/bitops.h> | |
12 | #include <linux/delay.h> | |
13 | #include <linux/pci.h> | |
14 | #include <linux/module.h> | |
15 | #include <linux/seq_file.h> | |
37b5a603 | 16 | #include <linux/i2c.h> |
f31a45d2 | 17 | #include <linux/mii.h> |
8ceee660 BH |
18 | #include "net_driver.h" |
19 | #include "bitfield.h" | |
20 | #include "efx.h" | |
21 | #include "mac.h" | |
8ceee660 | 22 | #include "spi.h" |
744093c9 | 23 | #include "nic.h" |
3e6c4538 | 24 | #include "regs.h" |
12d00cad | 25 | #include "io.h" |
8ceee660 BH |
26 | #include "mdio_10g.h" |
27 | #include "phy.h" | |
8ceee660 BH |
28 | #include "workarounds.h" |
29 | ||
8986352a | 30 | /* Hardware control for SFC4000 (aka Falcon). */ |
8ceee660 | 31 | |
2f7f5730 BH |
32 | static const unsigned int |
33 | /* "Large" EEPROM device: Atmel AT25640 or similar | |
34 | * 8 KB, 16-bit address, 32 B write block */ | |
35 | large_eeprom_type = ((13 << SPI_DEV_TYPE_SIZE_LBN) | |
36 | | (2 << SPI_DEV_TYPE_ADDR_LEN_LBN) | |
37 | | (5 << SPI_DEV_TYPE_BLOCK_SIZE_LBN)), | |
38 | /* Default flash device: Atmel AT25F1024 | |
39 | * 128 KB, 24-bit address, 32 KB erase block, 256 B write block */ | |
40 | default_flash_type = ((17 << SPI_DEV_TYPE_SIZE_LBN) | |
41 | | (3 << SPI_DEV_TYPE_ADDR_LEN_LBN) | |
42 | | (0x52 << SPI_DEV_TYPE_ERASE_CMD_LBN) | |
43 | | (15 << SPI_DEV_TYPE_ERASE_SIZE_LBN) | |
44 | | (8 << SPI_DEV_TYPE_BLOCK_SIZE_LBN)); | |
45 | ||
8ceee660 BH |
46 | /************************************************************************** |
47 | * | |
48 | * I2C bus - this is a bit-bashing interface using GPIO pins | |
49 | * Note that it uses the output enables to tristate the outputs | |
50 | * SDA is the data pin and SCL is the clock | |
51 | * | |
52 | ************************************************************************** | |
53 | */ | |
37b5a603 | 54 | static void falcon_setsda(void *data, int state) |
8ceee660 | 55 | { |
37b5a603 | 56 | struct efx_nic *efx = (struct efx_nic *)data; |
8ceee660 BH |
57 | efx_oword_t reg; |
58 | ||
12d00cad | 59 | efx_reado(efx, ®, FR_AB_GPIO_CTL); |
3e6c4538 | 60 | EFX_SET_OWORD_FIELD(reg, FRF_AB_GPIO3_OEN, !state); |
12d00cad | 61 | efx_writeo(efx, ®, FR_AB_GPIO_CTL); |
8ceee660 BH |
62 | } |
63 | ||
37b5a603 | 64 | static void falcon_setscl(void *data, int state) |
8ceee660 | 65 | { |
37b5a603 | 66 | struct efx_nic *efx = (struct efx_nic *)data; |
8ceee660 BH |
67 | efx_oword_t reg; |
68 | ||
12d00cad | 69 | efx_reado(efx, ®, FR_AB_GPIO_CTL); |
3e6c4538 | 70 | EFX_SET_OWORD_FIELD(reg, FRF_AB_GPIO0_OEN, !state); |
12d00cad | 71 | efx_writeo(efx, ®, FR_AB_GPIO_CTL); |
37b5a603 BH |
72 | } |
73 | ||
8e730c15 BH |
74 | static int falcon_getsda(void *data) |
75 | { | |
76 | struct efx_nic *efx = (struct efx_nic *)data; | |
77 | efx_oword_t reg; | |
8ceee660 | 78 | |
8e730c15 BH |
79 | efx_reado(efx, ®, FR_AB_GPIO_CTL); |
80 | return EFX_OWORD_FIELD(reg, FRF_AB_GPIO3_IN); | |
81 | } | |
8ceee660 | 82 | |
8e730c15 BH |
83 | static int falcon_getscl(void *data) |
84 | { | |
85 | struct efx_nic *efx = (struct efx_nic *)data; | |
86 | efx_oword_t reg; | |
8ceee660 | 87 | |
8e730c15 BH |
88 | efx_reado(efx, ®, FR_AB_GPIO_CTL); |
89 | return EFX_OWORD_FIELD(reg, FRF_AB_GPIO0_IN); | |
8ceee660 BH |
90 | } |
91 | ||
8e730c15 BH |
92 | static struct i2c_algo_bit_data falcon_i2c_bit_operations = { |
93 | .setsda = falcon_setsda, | |
94 | .setscl = falcon_setscl, | |
95 | .getsda = falcon_getsda, | |
96 | .getscl = falcon_getscl, | |
97 | .udelay = 5, | |
98 | /* Wait up to 50 ms for slave to let us pull SCL high */ | |
99 | .timeout = DIV_ROUND_UP(HZ, 20), | |
100 | }; | |
101 | ||
ef2b90ee | 102 | static void falcon_push_irq_moderation(struct efx_channel *channel) |
8ceee660 BH |
103 | { |
104 | efx_dword_t timer_cmd; | |
105 | struct efx_nic *efx = channel->efx; | |
106 | ||
107 | /* Set timer register */ | |
108 | if (channel->irq_moderation) { | |
8ceee660 | 109 | EFX_POPULATE_DWORD_2(timer_cmd, |
3e6c4538 BH |
110 | FRF_AB_TC_TIMER_MODE, |
111 | FFE_BB_TIMER_MODE_INT_HLDOFF, | |
112 | FRF_AB_TC_TIMER_VAL, | |
0d86ebd8 | 113 | channel->irq_moderation - 1); |
8ceee660 BH |
114 | } else { |
115 | EFX_POPULATE_DWORD_2(timer_cmd, | |
3e6c4538 BH |
116 | FRF_AB_TC_TIMER_MODE, |
117 | FFE_BB_TIMER_MODE_DIS, | |
118 | FRF_AB_TC_TIMER_VAL, 0); | |
8ceee660 | 119 | } |
3e6c4538 | 120 | BUILD_BUG_ON(FR_AA_TIMER_COMMAND_KER != FR_BZ_TIMER_COMMAND_P0); |
12d00cad BH |
121 | efx_writed_page_locked(efx, &timer_cmd, FR_BZ_TIMER_COMMAND_P0, |
122 | channel->channel); | |
127e6e10 BH |
123 | } |
124 | ||
d3245b28 BH |
125 | static void falcon_deconfigure_mac_wrapper(struct efx_nic *efx); |
126 | ||
127e6e10 BH |
127 | static void falcon_prepare_flush(struct efx_nic *efx) |
128 | { | |
129 | falcon_deconfigure_mac_wrapper(efx); | |
130 | ||
131 | /* Wait for the tx and rx fifo's to get to the next packet boundary | |
132 | * (~1ms without back-pressure), then to drain the remainder of the | |
133 | * fifo's at data path speeds (negligible), with a healthy margin. */ | |
134 | msleep(10); | |
6bc5d3a9 BH |
135 | } |
136 | ||
8ceee660 BH |
137 | /* Acknowledge a legacy interrupt from Falcon |
138 | * | |
139 | * This acknowledges a legacy (not MSI) interrupt via INT_ACK_KER_REG. | |
140 | * | |
141 | * Due to SFC bug 3706 (silicon revision <=A1) reads can be duplicated in the | |
142 | * BIU. Interrupt acknowledge is read sensitive so must write instead | |
143 | * (then read to ensure the BIU collector is flushed) | |
144 | * | |
145 | * NB most hardware supports MSI interrupts | |
146 | */ | |
152b6a62 | 147 | inline void falcon_irq_ack_a1(struct efx_nic *efx) |
8ceee660 BH |
148 | { |
149 | efx_dword_t reg; | |
150 | ||
3e6c4538 | 151 | EFX_POPULATE_DWORD_1(reg, FRF_AA_INT_ACK_KER_FIELD, 0xb7eb7e); |
12d00cad BH |
152 | efx_writed(efx, ®, FR_AA_INT_ACK_KER); |
153 | efx_readd(efx, ®, FR_AA_WORK_AROUND_BROKEN_PCI_READS); | |
8ceee660 BH |
154 | } |
155 | ||
8ceee660 | 156 | |
152b6a62 | 157 | irqreturn_t falcon_legacy_interrupt_a1(int irq, void *dev_id) |
8ceee660 | 158 | { |
d3208b5e BH |
159 | struct efx_nic *efx = dev_id; |
160 | efx_oword_t *int_ker = efx->irq_status.addr; | |
8ceee660 BH |
161 | struct efx_channel *channel; |
162 | int syserr; | |
163 | int queues; | |
164 | ||
165 | /* Check to see if this is our interrupt. If it isn't, we | |
166 | * exit without having touched the hardware. | |
167 | */ | |
168 | if (unlikely(EFX_OWORD_IS_ZERO(*int_ker))) { | |
169 | EFX_TRACE(efx, "IRQ %d on CPU %d not for me\n", irq, | |
170 | raw_smp_processor_id()); | |
171 | return IRQ_NONE; | |
172 | } | |
173 | efx->last_irq_cpu = raw_smp_processor_id(); | |
174 | EFX_TRACE(efx, "IRQ %d on CPU %d status " EFX_OWORD_FMT "\n", | |
175 | irq, raw_smp_processor_id(), EFX_OWORD_VAL(*int_ker)); | |
176 | ||
177 | /* Check to see if we have a serious error condition */ | |
3e6c4538 | 178 | syserr = EFX_OWORD_FIELD(*int_ker, FSF_AZ_NET_IVEC_FATAL_INT); |
8ceee660 | 179 | if (unlikely(syserr)) |
152b6a62 | 180 | return efx_nic_fatal_interrupt(efx); |
8ceee660 BH |
181 | |
182 | /* Determine interrupting queues, clear interrupt status | |
183 | * register and acknowledge the device interrupt. | |
184 | */ | |
674979d3 BH |
185 | BUILD_BUG_ON(FSF_AZ_NET_IVEC_INT_Q_WIDTH > EFX_MAX_CHANNELS); |
186 | queues = EFX_OWORD_FIELD(*int_ker, FSF_AZ_NET_IVEC_INT_Q); | |
8ceee660 BH |
187 | EFX_ZERO_OWORD(*int_ker); |
188 | wmb(); /* Ensure the vector is cleared before interrupt ack */ | |
189 | falcon_irq_ack_a1(efx); | |
190 | ||
191 | /* Schedule processing of any interrupting queues */ | |
192 | channel = &efx->channel[0]; | |
193 | while (queues) { | |
194 | if (queues & 0x01) | |
195 | efx_schedule_channel(channel); | |
196 | channel++; | |
197 | queues >>= 1; | |
198 | } | |
199 | ||
200 | return IRQ_HANDLED; | |
201 | } | |
8ceee660 BH |
202 | /************************************************************************** |
203 | * | |
204 | * EEPROM/flash | |
205 | * | |
206 | ************************************************************************** | |
207 | */ | |
208 | ||
23d30f02 | 209 | #define FALCON_SPI_MAX_LEN sizeof(efx_oword_t) |
8ceee660 | 210 | |
be4ea89c BH |
211 | static int falcon_spi_poll(struct efx_nic *efx) |
212 | { | |
213 | efx_oword_t reg; | |
12d00cad | 214 | efx_reado(efx, ®, FR_AB_EE_SPI_HCMD); |
3e6c4538 | 215 | return EFX_OWORD_FIELD(reg, FRF_AB_EE_SPI_HCMD_CMD_EN) ? -EBUSY : 0; |
be4ea89c BH |
216 | } |
217 | ||
8ceee660 BH |
218 | /* Wait for SPI command completion */ |
219 | static int falcon_spi_wait(struct efx_nic *efx) | |
220 | { | |
be4ea89c BH |
221 | /* Most commands will finish quickly, so we start polling at |
222 | * very short intervals. Sometimes the command may have to | |
223 | * wait for VPD or expansion ROM access outside of our | |
224 | * control, so we allow up to 100 ms. */ | |
225 | unsigned long timeout = jiffies + 1 + DIV_ROUND_UP(HZ, 10); | |
226 | int i; | |
227 | ||
228 | for (i = 0; i < 10; i++) { | |
229 | if (!falcon_spi_poll(efx)) | |
230 | return 0; | |
231 | udelay(10); | |
232 | } | |
8ceee660 | 233 | |
4a5b504d | 234 | for (;;) { |
be4ea89c | 235 | if (!falcon_spi_poll(efx)) |
8ceee660 | 236 | return 0; |
4a5b504d BH |
237 | if (time_after_eq(jiffies, timeout)) { |
238 | EFX_ERR(efx, "timed out waiting for SPI\n"); | |
239 | return -ETIMEDOUT; | |
240 | } | |
be4ea89c | 241 | schedule_timeout_uninterruptible(1); |
4a5b504d | 242 | } |
8ceee660 BH |
243 | } |
244 | ||
76884835 | 245 | int falcon_spi_cmd(struct efx_nic *efx, const struct efx_spi_device *spi, |
f4150724 | 246 | unsigned int command, int address, |
23d30f02 | 247 | const void *in, void *out, size_t len) |
8ceee660 | 248 | { |
4a5b504d BH |
249 | bool addressed = (address >= 0); |
250 | bool reading = (out != NULL); | |
8ceee660 BH |
251 | efx_oword_t reg; |
252 | int rc; | |
253 | ||
4a5b504d BH |
254 | /* Input validation */ |
255 | if (len > FALCON_SPI_MAX_LEN) | |
256 | return -EINVAL; | |
f4150724 | 257 | BUG_ON(!mutex_is_locked(&efx->spi_lock)); |
8ceee660 | 258 | |
be4ea89c BH |
259 | /* Check that previous command is not still running */ |
260 | rc = falcon_spi_poll(efx); | |
8ceee660 BH |
261 | if (rc) |
262 | return rc; | |
263 | ||
4a5b504d BH |
264 | /* Program address register, if we have an address */ |
265 | if (addressed) { | |
3e6c4538 | 266 | EFX_POPULATE_OWORD_1(reg, FRF_AB_EE_SPI_HADR_ADR, address); |
12d00cad | 267 | efx_writeo(efx, ®, FR_AB_EE_SPI_HADR); |
4a5b504d BH |
268 | } |
269 | ||
270 | /* Program data register, if we have data */ | |
271 | if (in != NULL) { | |
272 | memcpy(®, in, len); | |
12d00cad | 273 | efx_writeo(efx, ®, FR_AB_EE_SPI_HDATA); |
4a5b504d | 274 | } |
8ceee660 | 275 | |
4a5b504d | 276 | /* Issue read/write command */ |
8ceee660 | 277 | EFX_POPULATE_OWORD_7(reg, |
3e6c4538 BH |
278 | FRF_AB_EE_SPI_HCMD_CMD_EN, 1, |
279 | FRF_AB_EE_SPI_HCMD_SF_SEL, spi->device_id, | |
280 | FRF_AB_EE_SPI_HCMD_DABCNT, len, | |
281 | FRF_AB_EE_SPI_HCMD_READ, reading, | |
282 | FRF_AB_EE_SPI_HCMD_DUBCNT, 0, | |
283 | FRF_AB_EE_SPI_HCMD_ADBCNT, | |
4a5b504d | 284 | (addressed ? spi->addr_len : 0), |
3e6c4538 | 285 | FRF_AB_EE_SPI_HCMD_ENC, command); |
12d00cad | 286 | efx_writeo(efx, ®, FR_AB_EE_SPI_HCMD); |
8ceee660 | 287 | |
4a5b504d | 288 | /* Wait for read/write to complete */ |
8ceee660 BH |
289 | rc = falcon_spi_wait(efx); |
290 | if (rc) | |
291 | return rc; | |
292 | ||
293 | /* Read data */ | |
4a5b504d | 294 | if (out != NULL) { |
12d00cad | 295 | efx_reado(efx, ®, FR_AB_EE_SPI_HDATA); |
4a5b504d BH |
296 | memcpy(out, ®, len); |
297 | } | |
298 | ||
8ceee660 BH |
299 | return 0; |
300 | } | |
301 | ||
23d30f02 BH |
302 | static size_t |
303 | falcon_spi_write_limit(const struct efx_spi_device *spi, size_t start) | |
4a5b504d BH |
304 | { |
305 | return min(FALCON_SPI_MAX_LEN, | |
306 | (spi->block_size - (start & (spi->block_size - 1)))); | |
307 | } | |
308 | ||
309 | static inline u8 | |
310 | efx_spi_munge_command(const struct efx_spi_device *spi, | |
311 | const u8 command, const unsigned int address) | |
312 | { | |
313 | return command | (((address >> 8) & spi->munge_address) << 3); | |
314 | } | |
315 | ||
be4ea89c | 316 | /* Wait up to 10 ms for buffered write completion */ |
76884835 BH |
317 | int |
318 | falcon_spi_wait_write(struct efx_nic *efx, const struct efx_spi_device *spi) | |
4a5b504d | 319 | { |
be4ea89c | 320 | unsigned long timeout = jiffies + 1 + DIV_ROUND_UP(HZ, 100); |
4a5b504d | 321 | u8 status; |
be4ea89c | 322 | int rc; |
4a5b504d | 323 | |
be4ea89c | 324 | for (;;) { |
76884835 | 325 | rc = falcon_spi_cmd(efx, spi, SPI_RDSR, -1, NULL, |
4a5b504d BH |
326 | &status, sizeof(status)); |
327 | if (rc) | |
328 | return rc; | |
329 | if (!(status & SPI_STATUS_NRDY)) | |
330 | return 0; | |
be4ea89c BH |
331 | if (time_after_eq(jiffies, timeout)) { |
332 | EFX_ERR(efx, "SPI write timeout on device %d" | |
333 | " last status=0x%02x\n", | |
334 | spi->device_id, status); | |
335 | return -ETIMEDOUT; | |
336 | } | |
337 | schedule_timeout_uninterruptible(1); | |
4a5b504d | 338 | } |
4a5b504d BH |
339 | } |
340 | ||
76884835 BH |
341 | int falcon_spi_read(struct efx_nic *efx, const struct efx_spi_device *spi, |
342 | loff_t start, size_t len, size_t *retlen, u8 *buffer) | |
4a5b504d | 343 | { |
23d30f02 BH |
344 | size_t block_len, pos = 0; |
345 | unsigned int command; | |
4a5b504d BH |
346 | int rc = 0; |
347 | ||
348 | while (pos < len) { | |
23d30f02 | 349 | block_len = min(len - pos, FALCON_SPI_MAX_LEN); |
4a5b504d BH |
350 | |
351 | command = efx_spi_munge_command(spi, SPI_READ, start + pos); | |
76884835 | 352 | rc = falcon_spi_cmd(efx, spi, command, start + pos, NULL, |
4a5b504d BH |
353 | buffer + pos, block_len); |
354 | if (rc) | |
355 | break; | |
356 | pos += block_len; | |
357 | ||
358 | /* Avoid locking up the system */ | |
359 | cond_resched(); | |
360 | if (signal_pending(current)) { | |
361 | rc = -EINTR; | |
362 | break; | |
363 | } | |
364 | } | |
365 | ||
366 | if (retlen) | |
367 | *retlen = pos; | |
368 | return rc; | |
369 | } | |
370 | ||
76884835 BH |
371 | int |
372 | falcon_spi_write(struct efx_nic *efx, const struct efx_spi_device *spi, | |
373 | loff_t start, size_t len, size_t *retlen, const u8 *buffer) | |
4a5b504d BH |
374 | { |
375 | u8 verify_buffer[FALCON_SPI_MAX_LEN]; | |
23d30f02 BH |
376 | size_t block_len, pos = 0; |
377 | unsigned int command; | |
4a5b504d BH |
378 | int rc = 0; |
379 | ||
380 | while (pos < len) { | |
76884835 | 381 | rc = falcon_spi_cmd(efx, spi, SPI_WREN, -1, NULL, NULL, 0); |
4a5b504d BH |
382 | if (rc) |
383 | break; | |
384 | ||
23d30f02 | 385 | block_len = min(len - pos, |
4a5b504d BH |
386 | falcon_spi_write_limit(spi, start + pos)); |
387 | command = efx_spi_munge_command(spi, SPI_WRITE, start + pos); | |
76884835 | 388 | rc = falcon_spi_cmd(efx, spi, command, start + pos, |
4a5b504d BH |
389 | buffer + pos, NULL, block_len); |
390 | if (rc) | |
391 | break; | |
392 | ||
76884835 | 393 | rc = falcon_spi_wait_write(efx, spi); |
4a5b504d BH |
394 | if (rc) |
395 | break; | |
396 | ||
397 | command = efx_spi_munge_command(spi, SPI_READ, start + pos); | |
76884835 | 398 | rc = falcon_spi_cmd(efx, spi, command, start + pos, |
4a5b504d BH |
399 | NULL, verify_buffer, block_len); |
400 | if (memcmp(verify_buffer, buffer + pos, block_len)) { | |
401 | rc = -EIO; | |
402 | break; | |
403 | } | |
404 | ||
405 | pos += block_len; | |
406 | ||
407 | /* Avoid locking up the system */ | |
408 | cond_resched(); | |
409 | if (signal_pending(current)) { | |
410 | rc = -EINTR; | |
411 | break; | |
412 | } | |
413 | } | |
414 | ||
415 | if (retlen) | |
416 | *retlen = pos; | |
417 | return rc; | |
418 | } | |
419 | ||
8ceee660 BH |
420 | /************************************************************************** |
421 | * | |
422 | * MAC wrapper | |
423 | * | |
424 | ************************************************************************** | |
425 | */ | |
177dfcd8 | 426 | |
ef2b90ee BH |
427 | static void falcon_push_multicast_hash(struct efx_nic *efx) |
428 | { | |
429 | union efx_multicast_hash *mc_hash = &efx->multicast_hash; | |
430 | ||
431 | WARN_ON(!mutex_is_locked(&efx->mac_lock)); | |
432 | ||
433 | efx_writeo(efx, &mc_hash->oword[0], FR_AB_MAC_MC_HASH_REG0); | |
434 | efx_writeo(efx, &mc_hash->oword[1], FR_AB_MAC_MC_HASH_REG1); | |
435 | } | |
436 | ||
d3245b28 | 437 | static void falcon_reset_macs(struct efx_nic *efx) |
8ceee660 | 438 | { |
d3245b28 BH |
439 | struct falcon_nic_data *nic_data = efx->nic_data; |
440 | efx_oword_t reg, mac_ctrl; | |
8ceee660 BH |
441 | int count; |
442 | ||
daeda630 | 443 | if (efx_nic_rev(efx) < EFX_REV_FALCON_B0) { |
177dfcd8 BH |
444 | /* It's not safe to use GLB_CTL_REG to reset the |
445 | * macs, so instead use the internal MAC resets | |
446 | */ | |
447 | if (!EFX_IS10G(efx)) { | |
3e6c4538 | 448 | EFX_POPULATE_OWORD_1(reg, FRF_AB_GM_SW_RST, 1); |
12d00cad | 449 | efx_writeo(efx, ®, FR_AB_GM_CFG1); |
177dfcd8 BH |
450 | udelay(1000); |
451 | ||
3e6c4538 | 452 | EFX_POPULATE_OWORD_1(reg, FRF_AB_GM_SW_RST, 0); |
12d00cad | 453 | efx_writeo(efx, ®, FR_AB_GM_CFG1); |
177dfcd8 | 454 | udelay(1000); |
d3245b28 | 455 | return; |
177dfcd8 | 456 | } else { |
3e6c4538 | 457 | EFX_POPULATE_OWORD_1(reg, FRF_AB_XM_CORE_RST, 1); |
12d00cad | 458 | efx_writeo(efx, ®, FR_AB_XM_GLB_CFG); |
177dfcd8 BH |
459 | |
460 | for (count = 0; count < 10000; count++) { | |
12d00cad | 461 | efx_reado(efx, ®, FR_AB_XM_GLB_CFG); |
3e6c4538 BH |
462 | if (EFX_OWORD_FIELD(reg, FRF_AB_XM_CORE_RST) == |
463 | 0) | |
d3245b28 | 464 | return; |
177dfcd8 BH |
465 | udelay(10); |
466 | } | |
8ceee660 | 467 | |
177dfcd8 | 468 | EFX_ERR(efx, "timed out waiting for XMAC core reset\n"); |
177dfcd8 BH |
469 | } |
470 | } | |
8ceee660 | 471 | |
d3245b28 BH |
472 | /* Mac stats will fail whist the TX fifo is draining */ |
473 | WARN_ON(nic_data->stats_disable_count == 0); | |
8ceee660 | 474 | |
d3245b28 BH |
475 | efx_reado(efx, &mac_ctrl, FR_AB_MAC_CTRL); |
476 | EFX_SET_OWORD_FIELD(mac_ctrl, FRF_BB_TXFIFO_DRAIN_EN, 1); | |
477 | efx_writeo(efx, &mac_ctrl, FR_AB_MAC_CTRL); | |
8ceee660 | 478 | |
12d00cad | 479 | efx_reado(efx, ®, FR_AB_GLB_CTL); |
3e6c4538 BH |
480 | EFX_SET_OWORD_FIELD(reg, FRF_AB_RST_XGTX, 1); |
481 | EFX_SET_OWORD_FIELD(reg, FRF_AB_RST_XGRX, 1); | |
482 | EFX_SET_OWORD_FIELD(reg, FRF_AB_RST_EM, 1); | |
12d00cad | 483 | efx_writeo(efx, ®, FR_AB_GLB_CTL); |
8ceee660 BH |
484 | |
485 | count = 0; | |
486 | while (1) { | |
12d00cad | 487 | efx_reado(efx, ®, FR_AB_GLB_CTL); |
3e6c4538 BH |
488 | if (!EFX_OWORD_FIELD(reg, FRF_AB_RST_XGTX) && |
489 | !EFX_OWORD_FIELD(reg, FRF_AB_RST_XGRX) && | |
490 | !EFX_OWORD_FIELD(reg, FRF_AB_RST_EM)) { | |
8ceee660 BH |
491 | EFX_LOG(efx, "Completed MAC reset after %d loops\n", |
492 | count); | |
493 | break; | |
494 | } | |
495 | if (count > 20) { | |
496 | EFX_ERR(efx, "MAC reset failed\n"); | |
497 | break; | |
498 | } | |
499 | count++; | |
500 | udelay(10); | |
501 | } | |
502 | ||
d3245b28 BH |
503 | /* Ensure the correct MAC is selected before statistics |
504 | * are re-enabled by the caller */ | |
505 | efx_writeo(efx, &mac_ctrl, FR_AB_MAC_CTRL); | |
177dfcd8 BH |
506 | } |
507 | ||
508 | void falcon_drain_tx_fifo(struct efx_nic *efx) | |
509 | { | |
510 | efx_oword_t reg; | |
511 | ||
daeda630 | 512 | if ((efx_nic_rev(efx) < EFX_REV_FALCON_B0) || |
177dfcd8 BH |
513 | (efx->loopback_mode != LOOPBACK_NONE)) |
514 | return; | |
515 | ||
12d00cad | 516 | efx_reado(efx, ®, FR_AB_MAC_CTRL); |
177dfcd8 | 517 | /* There is no point in draining more than once */ |
3e6c4538 | 518 | if (EFX_OWORD_FIELD(reg, FRF_BB_TXFIFO_DRAIN_EN)) |
177dfcd8 BH |
519 | return; |
520 | ||
521 | falcon_reset_macs(efx); | |
8ceee660 BH |
522 | } |
523 | ||
d3245b28 | 524 | static void falcon_deconfigure_mac_wrapper(struct efx_nic *efx) |
8ceee660 | 525 | { |
177dfcd8 | 526 | efx_oword_t reg; |
8ceee660 | 527 | |
daeda630 | 528 | if (efx_nic_rev(efx) < EFX_REV_FALCON_B0) |
8ceee660 BH |
529 | return; |
530 | ||
531 | /* Isolate the MAC -> RX */ | |
12d00cad | 532 | efx_reado(efx, ®, FR_AZ_RX_CFG); |
3e6c4538 | 533 | EFX_SET_OWORD_FIELD(reg, FRF_BZ_RX_INGR_EN, 0); |
12d00cad | 534 | efx_writeo(efx, ®, FR_AZ_RX_CFG); |
8ceee660 | 535 | |
d3245b28 BH |
536 | /* Isolate TX -> MAC */ |
537 | falcon_drain_tx_fifo(efx); | |
8ceee660 BH |
538 | } |
539 | ||
540 | void falcon_reconfigure_mac_wrapper(struct efx_nic *efx) | |
541 | { | |
eb50c0d6 | 542 | struct efx_link_state *link_state = &efx->link_state; |
8ceee660 BH |
543 | efx_oword_t reg; |
544 | int link_speed; | |
8ceee660 | 545 | |
eb50c0d6 | 546 | switch (link_state->speed) { |
f31a45d2 BH |
547 | case 10000: link_speed = 3; break; |
548 | case 1000: link_speed = 2; break; | |
549 | case 100: link_speed = 1; break; | |
550 | default: link_speed = 0; break; | |
551 | } | |
8ceee660 BH |
552 | /* MAC_LINK_STATUS controls MAC backpressure but doesn't work |
553 | * as advertised. Disable to ensure packets are not | |
554 | * indefinitely held and TX queue can be flushed at any point | |
555 | * while the link is down. */ | |
556 | EFX_POPULATE_OWORD_5(reg, | |
3e6c4538 BH |
557 | FRF_AB_MAC_XOFF_VAL, 0xffff /* max pause time */, |
558 | FRF_AB_MAC_BCAD_ACPT, 1, | |
559 | FRF_AB_MAC_UC_PROM, efx->promiscuous, | |
560 | FRF_AB_MAC_LINK_STATUS, 1, /* always set */ | |
561 | FRF_AB_MAC_SPEED, link_speed); | |
8ceee660 BH |
562 | /* On B0, MAC backpressure can be disabled and packets get |
563 | * discarded. */ | |
daeda630 | 564 | if (efx_nic_rev(efx) >= EFX_REV_FALCON_B0) { |
3e6c4538 | 565 | EFX_SET_OWORD_FIELD(reg, FRF_BB_TXFIFO_DRAIN_EN, |
eb50c0d6 | 566 | !link_state->up); |
8ceee660 BH |
567 | } |
568 | ||
12d00cad | 569 | efx_writeo(efx, ®, FR_AB_MAC_CTRL); |
8ceee660 BH |
570 | |
571 | /* Restore the multicast hash registers. */ | |
8be4f3e6 | 572 | falcon_push_multicast_hash(efx); |
8ceee660 | 573 | |
12d00cad | 574 | efx_reado(efx, ®, FR_AZ_RX_CFG); |
4b0d29dc BH |
575 | /* Enable XOFF signal from RX FIFO (we enabled it during NIC |
576 | * initialisation but it may read back as 0) */ | |
577 | EFX_SET_OWORD_FIELD(reg, FRF_AZ_RX_XOFF_MAC_EN, 1); | |
8ceee660 | 578 | /* Unisolate the MAC -> RX */ |
daeda630 | 579 | if (efx_nic_rev(efx) >= EFX_REV_FALCON_B0) |
3e6c4538 | 580 | EFX_SET_OWORD_FIELD(reg, FRF_BZ_RX_INGR_EN, 1); |
12d00cad | 581 | efx_writeo(efx, ®, FR_AZ_RX_CFG); |
8ceee660 BH |
582 | } |
583 | ||
55edc6e6 | 584 | static void falcon_stats_request(struct efx_nic *efx) |
8ceee660 | 585 | { |
55edc6e6 | 586 | struct falcon_nic_data *nic_data = efx->nic_data; |
8ceee660 | 587 | efx_oword_t reg; |
8ceee660 | 588 | |
55edc6e6 BH |
589 | WARN_ON(nic_data->stats_pending); |
590 | WARN_ON(nic_data->stats_disable_count); | |
8ceee660 | 591 | |
55edc6e6 BH |
592 | if (nic_data->stats_dma_done == NULL) |
593 | return; /* no mac selected */ | |
8ceee660 | 594 | |
55edc6e6 BH |
595 | *nic_data->stats_dma_done = FALCON_STATS_NOT_DONE; |
596 | nic_data->stats_pending = true; | |
8ceee660 BH |
597 | wmb(); /* ensure done flag is clear */ |
598 | ||
599 | /* Initiate DMA transfer of stats */ | |
600 | EFX_POPULATE_OWORD_2(reg, | |
3e6c4538 BH |
601 | FRF_AB_MAC_STAT_DMA_CMD, 1, |
602 | FRF_AB_MAC_STAT_DMA_ADR, | |
8ceee660 | 603 | efx->stats_buffer.dma_addr); |
12d00cad | 604 | efx_writeo(efx, ®, FR_AB_MAC_STAT_DMA); |
8ceee660 | 605 | |
55edc6e6 BH |
606 | mod_timer(&nic_data->stats_timer, round_jiffies_up(jiffies + HZ / 2)); |
607 | } | |
608 | ||
609 | static void falcon_stats_complete(struct efx_nic *efx) | |
610 | { | |
611 | struct falcon_nic_data *nic_data = efx->nic_data; | |
612 | ||
613 | if (!nic_data->stats_pending) | |
614 | return; | |
615 | ||
616 | nic_data->stats_pending = 0; | |
617 | if (*nic_data->stats_dma_done == FALCON_STATS_DONE) { | |
618 | rmb(); /* read the done flag before the stats */ | |
619 | efx->mac_op->update_stats(efx); | |
620 | } else { | |
621 | EFX_ERR(efx, "timed out waiting for statistics\n"); | |
8ceee660 | 622 | } |
55edc6e6 | 623 | } |
8ceee660 | 624 | |
55edc6e6 BH |
625 | static void falcon_stats_timer_func(unsigned long context) |
626 | { | |
627 | struct efx_nic *efx = (struct efx_nic *)context; | |
628 | struct falcon_nic_data *nic_data = efx->nic_data; | |
629 | ||
630 | spin_lock(&efx->stats_lock); | |
631 | ||
632 | falcon_stats_complete(efx); | |
633 | if (nic_data->stats_disable_count == 0) | |
634 | falcon_stats_request(efx); | |
635 | ||
636 | spin_unlock(&efx->stats_lock); | |
8ceee660 BH |
637 | } |
638 | ||
d3245b28 BH |
639 | static void falcon_switch_mac(struct efx_nic *efx); |
640 | ||
fdaa9aed SH |
641 | static bool falcon_loopback_link_poll(struct efx_nic *efx) |
642 | { | |
643 | struct efx_link_state old_state = efx->link_state; | |
644 | ||
645 | WARN_ON(!mutex_is_locked(&efx->mac_lock)); | |
646 | WARN_ON(!LOOPBACK_INTERNAL(efx)); | |
647 | ||
648 | efx->link_state.fd = true; | |
649 | efx->link_state.fc = efx->wanted_fc; | |
650 | efx->link_state.up = true; | |
651 | ||
652 | if (efx->loopback_mode == LOOPBACK_GMAC) | |
653 | efx->link_state.speed = 1000; | |
654 | else | |
655 | efx->link_state.speed = 10000; | |
656 | ||
657 | return !efx_link_state_equal(&efx->link_state, &old_state); | |
658 | } | |
659 | ||
d3245b28 BH |
660 | static int falcon_reconfigure_port(struct efx_nic *efx) |
661 | { | |
662 | int rc; | |
663 | ||
664 | WARN_ON(efx_nic_rev(efx) > EFX_REV_FALCON_B0); | |
665 | ||
666 | /* Poll the PHY link state *before* reconfiguring it. This means we | |
667 | * will pick up the correct speed (in loopback) to select the correct | |
668 | * MAC. | |
669 | */ | |
670 | if (LOOPBACK_INTERNAL(efx)) | |
671 | falcon_loopback_link_poll(efx); | |
672 | else | |
673 | efx->phy_op->poll(efx); | |
674 | ||
675 | falcon_stop_nic_stats(efx); | |
676 | falcon_deconfigure_mac_wrapper(efx); | |
677 | ||
678 | falcon_switch_mac(efx); | |
679 | ||
680 | efx->phy_op->reconfigure(efx); | |
681 | rc = efx->mac_op->reconfigure(efx); | |
682 | BUG_ON(rc); | |
683 | ||
684 | falcon_start_nic_stats(efx); | |
685 | ||
686 | /* Synchronise efx->link_state with the kernel */ | |
687 | efx_link_status_changed(efx); | |
688 | ||
689 | return 0; | |
690 | } | |
691 | ||
8ceee660 BH |
692 | /************************************************************************** |
693 | * | |
694 | * PHY access via GMII | |
695 | * | |
696 | ************************************************************************** | |
697 | */ | |
698 | ||
8ceee660 BH |
699 | /* Wait for GMII access to complete */ |
700 | static int falcon_gmii_wait(struct efx_nic *efx) | |
701 | { | |
80cb9a0f | 702 | efx_oword_t md_stat; |
8ceee660 BH |
703 | int count; |
704 | ||
177dfcd8 BH |
705 | /* wait upto 50ms - taken max from datasheet */ |
706 | for (count = 0; count < 5000; count++) { | |
80cb9a0f BH |
707 | efx_reado(efx, &md_stat, FR_AB_MD_STAT); |
708 | if (EFX_OWORD_FIELD(md_stat, FRF_AB_MD_BSY) == 0) { | |
709 | if (EFX_OWORD_FIELD(md_stat, FRF_AB_MD_LNFL) != 0 || | |
710 | EFX_OWORD_FIELD(md_stat, FRF_AB_MD_BSERR) != 0) { | |
8ceee660 | 711 | EFX_ERR(efx, "error from GMII access " |
80cb9a0f BH |
712 | EFX_OWORD_FMT"\n", |
713 | EFX_OWORD_VAL(md_stat)); | |
8ceee660 BH |
714 | return -EIO; |
715 | } | |
716 | return 0; | |
717 | } | |
718 | udelay(10); | |
719 | } | |
720 | EFX_ERR(efx, "timed out waiting for GMII\n"); | |
721 | return -ETIMEDOUT; | |
722 | } | |
723 | ||
68e7f45e BH |
724 | /* Write an MDIO register of a PHY connected to Falcon. */ |
725 | static int falcon_mdio_write(struct net_device *net_dev, | |
726 | int prtad, int devad, u16 addr, u16 value) | |
8ceee660 | 727 | { |
767e468c | 728 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 | 729 | efx_oword_t reg; |
68e7f45e | 730 | int rc; |
8ceee660 | 731 | |
68e7f45e BH |
732 | EFX_REGDUMP(efx, "writing MDIO %d register %d.%d with 0x%04x\n", |
733 | prtad, devad, addr, value); | |
8ceee660 | 734 | |
ab867461 | 735 | mutex_lock(&efx->mdio_lock); |
8ceee660 | 736 | |
68e7f45e BH |
737 | /* Check MDIO not currently being accessed */ |
738 | rc = falcon_gmii_wait(efx); | |
739 | if (rc) | |
8ceee660 BH |
740 | goto out; |
741 | ||
742 | /* Write the address/ID register */ | |
3e6c4538 | 743 | EFX_POPULATE_OWORD_1(reg, FRF_AB_MD_PHY_ADR, addr); |
12d00cad | 744 | efx_writeo(efx, ®, FR_AB_MD_PHY_ADR); |
8ceee660 | 745 | |
3e6c4538 BH |
746 | EFX_POPULATE_OWORD_2(reg, FRF_AB_MD_PRT_ADR, prtad, |
747 | FRF_AB_MD_DEV_ADR, devad); | |
12d00cad | 748 | efx_writeo(efx, ®, FR_AB_MD_ID); |
8ceee660 BH |
749 | |
750 | /* Write data */ | |
3e6c4538 | 751 | EFX_POPULATE_OWORD_1(reg, FRF_AB_MD_TXD, value); |
12d00cad | 752 | efx_writeo(efx, ®, FR_AB_MD_TXD); |
8ceee660 BH |
753 | |
754 | EFX_POPULATE_OWORD_2(reg, | |
3e6c4538 BH |
755 | FRF_AB_MD_WRC, 1, |
756 | FRF_AB_MD_GC, 0); | |
12d00cad | 757 | efx_writeo(efx, ®, FR_AB_MD_CS); |
8ceee660 BH |
758 | |
759 | /* Wait for data to be written */ | |
68e7f45e BH |
760 | rc = falcon_gmii_wait(efx); |
761 | if (rc) { | |
8ceee660 BH |
762 | /* Abort the write operation */ |
763 | EFX_POPULATE_OWORD_2(reg, | |
3e6c4538 BH |
764 | FRF_AB_MD_WRC, 0, |
765 | FRF_AB_MD_GC, 1); | |
12d00cad | 766 | efx_writeo(efx, ®, FR_AB_MD_CS); |
8ceee660 BH |
767 | udelay(10); |
768 | } | |
769 | ||
ab867461 SH |
770 | out: |
771 | mutex_unlock(&efx->mdio_lock); | |
68e7f45e | 772 | return rc; |
8ceee660 BH |
773 | } |
774 | ||
68e7f45e BH |
775 | /* Read an MDIO register of a PHY connected to Falcon. */ |
776 | static int falcon_mdio_read(struct net_device *net_dev, | |
777 | int prtad, int devad, u16 addr) | |
8ceee660 | 778 | { |
767e468c | 779 | struct efx_nic *efx = netdev_priv(net_dev); |
8ceee660 | 780 | efx_oword_t reg; |
68e7f45e | 781 | int rc; |
8ceee660 | 782 | |
ab867461 | 783 | mutex_lock(&efx->mdio_lock); |
8ceee660 | 784 | |
68e7f45e BH |
785 | /* Check MDIO not currently being accessed */ |
786 | rc = falcon_gmii_wait(efx); | |
787 | if (rc) | |
8ceee660 BH |
788 | goto out; |
789 | ||
3e6c4538 | 790 | EFX_POPULATE_OWORD_1(reg, FRF_AB_MD_PHY_ADR, addr); |
12d00cad | 791 | efx_writeo(efx, ®, FR_AB_MD_PHY_ADR); |
8ceee660 | 792 | |
3e6c4538 BH |
793 | EFX_POPULATE_OWORD_2(reg, FRF_AB_MD_PRT_ADR, prtad, |
794 | FRF_AB_MD_DEV_ADR, devad); | |
12d00cad | 795 | efx_writeo(efx, ®, FR_AB_MD_ID); |
8ceee660 BH |
796 | |
797 | /* Request data to be read */ | |
3e6c4538 | 798 | EFX_POPULATE_OWORD_2(reg, FRF_AB_MD_RDC, 1, FRF_AB_MD_GC, 0); |
12d00cad | 799 | efx_writeo(efx, ®, FR_AB_MD_CS); |
8ceee660 BH |
800 | |
801 | /* Wait for data to become available */ | |
68e7f45e BH |
802 | rc = falcon_gmii_wait(efx); |
803 | if (rc == 0) { | |
12d00cad | 804 | efx_reado(efx, ®, FR_AB_MD_RXD); |
3e6c4538 | 805 | rc = EFX_OWORD_FIELD(reg, FRF_AB_MD_RXD); |
68e7f45e BH |
806 | EFX_REGDUMP(efx, "read from MDIO %d register %d.%d, got %04x\n", |
807 | prtad, devad, addr, rc); | |
8ceee660 BH |
808 | } else { |
809 | /* Abort the read operation */ | |
810 | EFX_POPULATE_OWORD_2(reg, | |
3e6c4538 BH |
811 | FRF_AB_MD_RIC, 0, |
812 | FRF_AB_MD_GC, 1); | |
12d00cad | 813 | efx_writeo(efx, ®, FR_AB_MD_CS); |
8ceee660 | 814 | |
68e7f45e BH |
815 | EFX_LOG(efx, "read from MDIO %d register %d.%d, got error %d\n", |
816 | prtad, devad, addr, rc); | |
8ceee660 BH |
817 | } |
818 | ||
ab867461 SH |
819 | out: |
820 | mutex_unlock(&efx->mdio_lock); | |
68e7f45e | 821 | return rc; |
8ceee660 BH |
822 | } |
823 | ||
26deba50 SH |
824 | static void falcon_clock_mac(struct efx_nic *efx) |
825 | { | |
826 | unsigned strap_val; | |
827 | efx_oword_t nic_stat; | |
828 | ||
829 | /* Configure the NIC generated MAC clock correctly */ | |
830 | efx_reado(efx, &nic_stat, FR_AB_NIC_STAT); | |
831 | strap_val = EFX_IS10G(efx) ? 5 : 3; | |
daeda630 | 832 | if (efx_nic_rev(efx) >= EFX_REV_FALCON_B0) { |
26deba50 SH |
833 | EFX_SET_OWORD_FIELD(nic_stat, FRF_BB_EE_STRAP_EN, 1); |
834 | EFX_SET_OWORD_FIELD(nic_stat, FRF_BB_EE_STRAP, strap_val); | |
835 | efx_writeo(efx, &nic_stat, FR_AB_NIC_STAT); | |
836 | } else { | |
837 | /* Falcon A1 does not support 1G/10G speed switching | |
838 | * and must not be used with a PHY that does. */ | |
839 | BUG_ON(EFX_OWORD_FIELD(nic_stat, FRF_AB_STRAP_PINS) != | |
840 | strap_val); | |
841 | } | |
842 | } | |
843 | ||
d3245b28 | 844 | static void falcon_switch_mac(struct efx_nic *efx) |
177dfcd8 BH |
845 | { |
846 | struct efx_mac_operations *old_mac_op = efx->mac_op; | |
55edc6e6 BH |
847 | struct falcon_nic_data *nic_data = efx->nic_data; |
848 | unsigned int stats_done_offset; | |
177dfcd8 | 849 | |
0cc12838 | 850 | WARN_ON(!mutex_is_locked(&efx->mac_lock)); |
d3245b28 BH |
851 | WARN_ON(nic_data->stats_disable_count == 0); |
852 | ||
177dfcd8 BH |
853 | efx->mac_op = (EFX_IS10G(efx) ? |
854 | &falcon_xmac_operations : &falcon_gmac_operations); | |
177dfcd8 | 855 | |
55edc6e6 BH |
856 | if (EFX_IS10G(efx)) |
857 | stats_done_offset = XgDmaDone_offset; | |
858 | else | |
859 | stats_done_offset = GDmaDone_offset; | |
860 | nic_data->stats_dma_done = efx->stats_buffer.addr + stats_done_offset; | |
861 | ||
0cc12838 | 862 | if (old_mac_op == efx->mac_op) |
d3245b28 | 863 | return; |
177dfcd8 | 864 | |
26deba50 SH |
865 | falcon_clock_mac(efx); |
866 | ||
177dfcd8 | 867 | EFX_LOG(efx, "selected %cMAC\n", EFX_IS10G(efx) ? 'X' : 'G'); |
0cc12838 | 868 | /* Not all macs support a mac-level link state */ |
9007b9fa | 869 | efx->xmac_poll_required = false; |
d3245b28 | 870 | falcon_reset_macs(efx); |
177dfcd8 BH |
871 | } |
872 | ||
8ceee660 | 873 | /* This call is responsible for hooking in the MAC and PHY operations */ |
ef2b90ee | 874 | static int falcon_probe_port(struct efx_nic *efx) |
8ceee660 BH |
875 | { |
876 | int rc; | |
877 | ||
96c45726 BH |
878 | switch (efx->phy_type) { |
879 | case PHY_TYPE_SFX7101: | |
880 | efx->phy_op = &falcon_sfx7101_phy_ops; | |
881 | break; | |
882 | case PHY_TYPE_SFT9001A: | |
883 | case PHY_TYPE_SFT9001B: | |
884 | efx->phy_op = &falcon_sft9001_phy_ops; | |
885 | break; | |
886 | case PHY_TYPE_QT2022C2: | |
887 | case PHY_TYPE_QT2025C: | |
b37b62fe | 888 | efx->phy_op = &falcon_qt202x_phy_ops; |
96c45726 BH |
889 | break; |
890 | default: | |
891 | EFX_ERR(efx, "Unknown PHY type %d\n", | |
892 | efx->phy_type); | |
893 | return -ENODEV; | |
894 | } | |
895 | ||
c1c4f453 | 896 | /* Fill out MDIO structure and loopback modes */ |
68e7f45e BH |
897 | efx->mdio.mdio_read = falcon_mdio_read; |
898 | efx->mdio.mdio_write = falcon_mdio_write; | |
c1c4f453 BH |
899 | rc = efx->phy_op->probe(efx); |
900 | if (rc != 0) | |
901 | return rc; | |
8ceee660 | 902 | |
b895d73e SH |
903 | /* Initial assumption */ |
904 | efx->link_state.speed = 10000; | |
905 | efx->link_state.fd = true; | |
906 | ||
8ceee660 | 907 | /* Hardware flow ctrl. FalconA RX FIFO too small for pause generation */ |
daeda630 | 908 | if (efx_nic_rev(efx) >= EFX_REV_FALCON_B0) |
04cc8cac | 909 | efx->wanted_fc = EFX_FC_RX | EFX_FC_TX; |
8ceee660 | 910 | else |
04cc8cac | 911 | efx->wanted_fc = EFX_FC_RX; |
7a6b8f6f SH |
912 | if (efx->mdio.mmds & MDIO_DEVS_AN) |
913 | efx->wanted_fc |= EFX_FC_AUTO; | |
8ceee660 BH |
914 | |
915 | /* Allocate buffer for stats */ | |
152b6a62 BH |
916 | rc = efx_nic_alloc_buffer(efx, &efx->stats_buffer, |
917 | FALCON_MAC_STATS_SIZE); | |
8ceee660 BH |
918 | if (rc) |
919 | return rc; | |
9c8976a1 JSR |
920 | EFX_LOG(efx, "stats buffer at %llx (virt %p phys %llx)\n", |
921 | (u64)efx->stats_buffer.dma_addr, | |
8ceee660 | 922 | efx->stats_buffer.addr, |
9c8976a1 | 923 | (u64)virt_to_phys(efx->stats_buffer.addr)); |
8ceee660 BH |
924 | |
925 | return 0; | |
926 | } | |
927 | ||
ef2b90ee | 928 | static void falcon_remove_port(struct efx_nic *efx) |
8ceee660 | 929 | { |
ff3b00a0 | 930 | efx->phy_op->remove(efx); |
152b6a62 | 931 | efx_nic_free_buffer(efx, &efx->stats_buffer); |
8ceee660 BH |
932 | } |
933 | ||
8c8661e4 BH |
934 | /************************************************************************** |
935 | * | |
936 | * Falcon test code | |
937 | * | |
938 | **************************************************************************/ | |
939 | ||
0aa3fbaa BH |
940 | static int |
941 | falcon_read_nvram(struct efx_nic *efx, struct falcon_nvconfig *nvconfig_out) | |
8c8661e4 BH |
942 | { |
943 | struct falcon_nvconfig *nvconfig; | |
944 | struct efx_spi_device *spi; | |
945 | void *region; | |
946 | int rc, magic_num, struct_ver; | |
947 | __le16 *word, *limit; | |
948 | u32 csum; | |
949 | ||
2f7f5730 BH |
950 | spi = efx->spi_flash ? efx->spi_flash : efx->spi_eeprom; |
951 | if (!spi) | |
952 | return -EINVAL; | |
953 | ||
0a95f563 | 954 | region = kmalloc(FALCON_NVCONFIG_END, GFP_KERNEL); |
8c8661e4 BH |
955 | if (!region) |
956 | return -ENOMEM; | |
3e6c4538 | 957 | nvconfig = region + FALCON_NVCONFIG_OFFSET; |
8c8661e4 | 958 | |
f4150724 | 959 | mutex_lock(&efx->spi_lock); |
76884835 | 960 | rc = falcon_spi_read(efx, spi, 0, FALCON_NVCONFIG_END, NULL, region); |
f4150724 | 961 | mutex_unlock(&efx->spi_lock); |
8c8661e4 BH |
962 | if (rc) { |
963 | EFX_ERR(efx, "Failed to read %s\n", | |
964 | efx->spi_flash ? "flash" : "EEPROM"); | |
965 | rc = -EIO; | |
966 | goto out; | |
967 | } | |
968 | ||
969 | magic_num = le16_to_cpu(nvconfig->board_magic_num); | |
970 | struct_ver = le16_to_cpu(nvconfig->board_struct_ver); | |
971 | ||
972 | rc = -EINVAL; | |
3e6c4538 | 973 | if (magic_num != FALCON_NVCONFIG_BOARD_MAGIC_NUM) { |
8c8661e4 BH |
974 | EFX_ERR(efx, "NVRAM bad magic 0x%x\n", magic_num); |
975 | goto out; | |
976 | } | |
977 | if (struct_ver < 2) { | |
978 | EFX_ERR(efx, "NVRAM has ancient version 0x%x\n", struct_ver); | |
979 | goto out; | |
980 | } else if (struct_ver < 4) { | |
981 | word = &nvconfig->board_magic_num; | |
982 | limit = (__le16 *) (nvconfig + 1); | |
983 | } else { | |
984 | word = region; | |
0a95f563 | 985 | limit = region + FALCON_NVCONFIG_END; |
8c8661e4 BH |
986 | } |
987 | for (csum = 0; word < limit; ++word) | |
988 | csum += le16_to_cpu(*word); | |
989 | ||
990 | if (~csum & 0xffff) { | |
991 | EFX_ERR(efx, "NVRAM has incorrect checksum\n"); | |
992 | goto out; | |
993 | } | |
994 | ||
995 | rc = 0; | |
996 | if (nvconfig_out) | |
997 | memcpy(nvconfig_out, nvconfig, sizeof(*nvconfig)); | |
998 | ||
999 | out: | |
1000 | kfree(region); | |
1001 | return rc; | |
1002 | } | |
1003 | ||
0aa3fbaa BH |
1004 | static int falcon_test_nvram(struct efx_nic *efx) |
1005 | { | |
1006 | return falcon_read_nvram(efx, NULL); | |
1007 | } | |
1008 | ||
152b6a62 | 1009 | static const struct efx_nic_register_test falcon_b0_register_tests[] = { |
3e6c4538 | 1010 | { FR_AZ_ADR_REGION, |
4cddca54 | 1011 | EFX_OWORD32(0x0003FFFF, 0x0003FFFF, 0x0003FFFF, 0x0003FFFF) }, |
3e6c4538 | 1012 | { FR_AZ_RX_CFG, |
8c8661e4 | 1013 | EFX_OWORD32(0xFFFFFFFE, 0x00017FFF, 0x00000000, 0x00000000) }, |
3e6c4538 | 1014 | { FR_AZ_TX_CFG, |
8c8661e4 | 1015 | EFX_OWORD32(0x7FFF0037, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1016 | { FR_AZ_TX_RESERVED, |
8c8661e4 | 1017 | EFX_OWORD32(0xFFFEFE80, 0x1FFFFFFF, 0x020000FE, 0x007FFFFF) }, |
3e6c4538 | 1018 | { FR_AB_MAC_CTRL, |
8c8661e4 | 1019 | EFX_OWORD32(0xFFFF0000, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1020 | { FR_AZ_SRM_TX_DC_CFG, |
8c8661e4 | 1021 | EFX_OWORD32(0x001FFFFF, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1022 | { FR_AZ_RX_DC_CFG, |
8c8661e4 | 1023 | EFX_OWORD32(0x0000000F, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1024 | { FR_AZ_RX_DC_PF_WM, |
8c8661e4 | 1025 | EFX_OWORD32(0x000003FF, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1026 | { FR_BZ_DP_CTRL, |
8c8661e4 | 1027 | EFX_OWORD32(0x00000FFF, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1028 | { FR_AB_GM_CFG2, |
177dfcd8 | 1029 | EFX_OWORD32(0x00007337, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1030 | { FR_AB_GMF_CFG0, |
177dfcd8 | 1031 | EFX_OWORD32(0x00001F1F, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1032 | { FR_AB_XM_GLB_CFG, |
8c8661e4 | 1033 | EFX_OWORD32(0x00000C68, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1034 | { FR_AB_XM_TX_CFG, |
8c8661e4 | 1035 | EFX_OWORD32(0x00080164, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1036 | { FR_AB_XM_RX_CFG, |
8c8661e4 | 1037 | EFX_OWORD32(0x07100A0C, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1038 | { FR_AB_XM_RX_PARAM, |
8c8661e4 | 1039 | EFX_OWORD32(0x00001FF8, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1040 | { FR_AB_XM_FC, |
8c8661e4 | 1041 | EFX_OWORD32(0xFFFF0001, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1042 | { FR_AB_XM_ADR_LO, |
8c8661e4 | 1043 | EFX_OWORD32(0xFFFFFFFF, 0x00000000, 0x00000000, 0x00000000) }, |
3e6c4538 | 1044 | { FR_AB_XX_SD_CTL, |
8c8661e4 BH |
1045 | EFX_OWORD32(0x0003FF0F, 0x00000000, 0x00000000, 0x00000000) }, |
1046 | }; | |
1047 | ||
152b6a62 BH |
1048 | static int falcon_b0_test_registers(struct efx_nic *efx) |
1049 | { | |
1050 | return efx_nic_test_registers(efx, falcon_b0_register_tests, | |
1051 | ARRAY_SIZE(falcon_b0_register_tests)); | |
1052 | } | |
1053 | ||
8ceee660 BH |
1054 | /************************************************************************** |
1055 | * | |
1056 | * Device reset | |
1057 | * | |
1058 | ************************************************************************** | |
1059 | */ | |
1060 | ||
1061 | /* Resets NIC to known state. This routine must be called in process | |
1062 | * context and is allowed to sleep. */ | |
ef2b90ee | 1063 | static int falcon_reset_hw(struct efx_nic *efx, enum reset_type method) |
8ceee660 BH |
1064 | { |
1065 | struct falcon_nic_data *nic_data = efx->nic_data; | |
1066 | efx_oword_t glb_ctl_reg_ker; | |
1067 | int rc; | |
1068 | ||
c459302d | 1069 | EFX_LOG(efx, "performing %s hardware reset\n", RESET_TYPE(method)); |
8ceee660 BH |
1070 | |
1071 | /* Initiate device reset */ | |
1072 | if (method == RESET_TYPE_WORLD) { | |
1073 | rc = pci_save_state(efx->pci_dev); | |
1074 | if (rc) { | |
1075 | EFX_ERR(efx, "failed to backup PCI state of primary " | |
1076 | "function prior to hardware reset\n"); | |
1077 | goto fail1; | |
1078 | } | |
152b6a62 | 1079 | if (efx_nic_is_dual_func(efx)) { |
8ceee660 BH |
1080 | rc = pci_save_state(nic_data->pci_dev2); |
1081 | if (rc) { | |
1082 | EFX_ERR(efx, "failed to backup PCI state of " | |
1083 | "secondary function prior to " | |
1084 | "hardware reset\n"); | |
1085 | goto fail2; | |
1086 | } | |
1087 | } | |
1088 | ||
1089 | EFX_POPULATE_OWORD_2(glb_ctl_reg_ker, | |
3e6c4538 BH |
1090 | FRF_AB_EXT_PHY_RST_DUR, |
1091 | FFE_AB_EXT_PHY_RST_DUR_10240US, | |
1092 | FRF_AB_SWRST, 1); | |
8ceee660 | 1093 | } else { |
8ceee660 | 1094 | EFX_POPULATE_OWORD_7(glb_ctl_reg_ker, |
3e6c4538 BH |
1095 | /* exclude PHY from "invisible" reset */ |
1096 | FRF_AB_EXT_PHY_RST_CTL, | |
1097 | method == RESET_TYPE_INVISIBLE, | |
1098 | /* exclude EEPROM/flash and PCIe */ | |
1099 | FRF_AB_PCIE_CORE_RST_CTL, 1, | |
1100 | FRF_AB_PCIE_NSTKY_RST_CTL, 1, | |
1101 | FRF_AB_PCIE_SD_RST_CTL, 1, | |
1102 | FRF_AB_EE_RST_CTL, 1, | |
1103 | FRF_AB_EXT_PHY_RST_DUR, | |
1104 | FFE_AB_EXT_PHY_RST_DUR_10240US, | |
1105 | FRF_AB_SWRST, 1); | |
1106 | } | |
12d00cad | 1107 | efx_writeo(efx, &glb_ctl_reg_ker, FR_AB_GLB_CTL); |
8ceee660 BH |
1108 | |
1109 | EFX_LOG(efx, "waiting for hardware reset\n"); | |
1110 | schedule_timeout_uninterruptible(HZ / 20); | |
1111 | ||
1112 | /* Restore PCI configuration if needed */ | |
1113 | if (method == RESET_TYPE_WORLD) { | |
152b6a62 | 1114 | if (efx_nic_is_dual_func(efx)) { |
8ceee660 BH |
1115 | rc = pci_restore_state(nic_data->pci_dev2); |
1116 | if (rc) { | |
1117 | EFX_ERR(efx, "failed to restore PCI config for " | |
1118 | "the secondary function\n"); | |
1119 | goto fail3; | |
1120 | } | |
1121 | } | |
1122 | rc = pci_restore_state(efx->pci_dev); | |
1123 | if (rc) { | |
1124 | EFX_ERR(efx, "failed to restore PCI config for the " | |
1125 | "primary function\n"); | |
1126 | goto fail4; | |
1127 | } | |
1128 | EFX_LOG(efx, "successfully restored PCI config\n"); | |
1129 | } | |
1130 | ||
1131 | /* Assert that reset complete */ | |
12d00cad | 1132 | efx_reado(efx, &glb_ctl_reg_ker, FR_AB_GLB_CTL); |
3e6c4538 | 1133 | if (EFX_OWORD_FIELD(glb_ctl_reg_ker, FRF_AB_SWRST) != 0) { |
8ceee660 BH |
1134 | rc = -ETIMEDOUT; |
1135 | EFX_ERR(efx, "timed out waiting for hardware reset\n"); | |
1136 | goto fail5; | |
1137 | } | |
1138 | EFX_LOG(efx, "hardware reset complete\n"); | |
1139 | ||
1140 | return 0; | |
1141 | ||
1142 | /* pci_save_state() and pci_restore_state() MUST be called in pairs */ | |
1143 | fail2: | |
1144 | fail3: | |
1145 | pci_restore_state(efx->pci_dev); | |
1146 | fail1: | |
1147 | fail4: | |
1148 | fail5: | |
1149 | return rc; | |
1150 | } | |
1151 | ||
ef2b90ee | 1152 | static void falcon_monitor(struct efx_nic *efx) |
fe75820b | 1153 | { |
fdaa9aed | 1154 | bool link_changed; |
fe75820b BH |
1155 | int rc; |
1156 | ||
fdaa9aed SH |
1157 | BUG_ON(!mutex_is_locked(&efx->mac_lock)); |
1158 | ||
fe75820b BH |
1159 | rc = falcon_board(efx)->type->monitor(efx); |
1160 | if (rc) { | |
1161 | EFX_ERR(efx, "Board sensor %s; shutting down PHY\n", | |
1162 | (rc == -ERANGE) ? "reported fault" : "failed"); | |
1163 | efx->phy_mode |= PHY_MODE_LOW_POWER; | |
d3245b28 BH |
1164 | rc = __efx_reconfigure_port(efx); |
1165 | WARN_ON(rc); | |
fe75820b | 1166 | } |
fdaa9aed SH |
1167 | |
1168 | if (LOOPBACK_INTERNAL(efx)) | |
1169 | link_changed = falcon_loopback_link_poll(efx); | |
1170 | else | |
1171 | link_changed = efx->phy_op->poll(efx); | |
1172 | ||
1173 | if (link_changed) { | |
1174 | falcon_stop_nic_stats(efx); | |
1175 | falcon_deconfigure_mac_wrapper(efx); | |
1176 | ||
1177 | falcon_switch_mac(efx); | |
d3245b28 BH |
1178 | rc = efx->mac_op->reconfigure(efx); |
1179 | BUG_ON(rc); | |
fdaa9aed SH |
1180 | |
1181 | falcon_start_nic_stats(efx); | |
1182 | ||
1183 | efx_link_status_changed(efx); | |
1184 | } | |
1185 | ||
9007b9fa BH |
1186 | if (EFX_IS10G(efx)) |
1187 | falcon_poll_xmac(efx); | |
fe75820b BH |
1188 | } |
1189 | ||
8ceee660 BH |
1190 | /* Zeroes out the SRAM contents. This routine must be called in |
1191 | * process context and is allowed to sleep. | |
1192 | */ | |
1193 | static int falcon_reset_sram(struct efx_nic *efx) | |
1194 | { | |
1195 | efx_oword_t srm_cfg_reg_ker, gpio_cfg_reg_ker; | |
1196 | int count; | |
1197 | ||
1198 | /* Set the SRAM wake/sleep GPIO appropriately. */ | |
12d00cad | 1199 | efx_reado(efx, &gpio_cfg_reg_ker, FR_AB_GPIO_CTL); |
3e6c4538 BH |
1200 | EFX_SET_OWORD_FIELD(gpio_cfg_reg_ker, FRF_AB_GPIO1_OEN, 1); |
1201 | EFX_SET_OWORD_FIELD(gpio_cfg_reg_ker, FRF_AB_GPIO1_OUT, 1); | |
12d00cad | 1202 | efx_writeo(efx, &gpio_cfg_reg_ker, FR_AB_GPIO_CTL); |
8ceee660 BH |
1203 | |
1204 | /* Initiate SRAM reset */ | |
1205 | EFX_POPULATE_OWORD_2(srm_cfg_reg_ker, | |
3e6c4538 BH |
1206 | FRF_AZ_SRM_INIT_EN, 1, |
1207 | FRF_AZ_SRM_NB_SZ, 0); | |
12d00cad | 1208 | efx_writeo(efx, &srm_cfg_reg_ker, FR_AZ_SRM_CFG); |
8ceee660 BH |
1209 | |
1210 | /* Wait for SRAM reset to complete */ | |
1211 | count = 0; | |
1212 | do { | |
1213 | EFX_LOG(efx, "waiting for SRAM reset (attempt %d)...\n", count); | |
1214 | ||
1215 | /* SRAM reset is slow; expect around 16ms */ | |
1216 | schedule_timeout_uninterruptible(HZ / 50); | |
1217 | ||
1218 | /* Check for reset complete */ | |
12d00cad | 1219 | efx_reado(efx, &srm_cfg_reg_ker, FR_AZ_SRM_CFG); |
3e6c4538 | 1220 | if (!EFX_OWORD_FIELD(srm_cfg_reg_ker, FRF_AZ_SRM_INIT_EN)) { |
8ceee660 BH |
1221 | EFX_LOG(efx, "SRAM reset complete\n"); |
1222 | ||
1223 | return 0; | |
1224 | } | |
1225 | } while (++count < 20); /* wait upto 0.4 sec */ | |
1226 | ||
1227 | EFX_ERR(efx, "timed out waiting for SRAM reset\n"); | |
1228 | return -ETIMEDOUT; | |
1229 | } | |
1230 | ||
4a5b504d BH |
1231 | static int falcon_spi_device_init(struct efx_nic *efx, |
1232 | struct efx_spi_device **spi_device_ret, | |
1233 | unsigned int device_id, u32 device_type) | |
1234 | { | |
1235 | struct efx_spi_device *spi_device; | |
1236 | ||
1237 | if (device_type != 0) { | |
0c53d8c8 | 1238 | spi_device = kzalloc(sizeof(*spi_device), GFP_KERNEL); |
4a5b504d BH |
1239 | if (!spi_device) |
1240 | return -ENOMEM; | |
1241 | spi_device->device_id = device_id; | |
1242 | spi_device->size = | |
1243 | 1 << SPI_DEV_TYPE_FIELD(device_type, SPI_DEV_TYPE_SIZE); | |
1244 | spi_device->addr_len = | |
1245 | SPI_DEV_TYPE_FIELD(device_type, SPI_DEV_TYPE_ADDR_LEN); | |
1246 | spi_device->munge_address = (spi_device->size == 1 << 9 && | |
1247 | spi_device->addr_len == 1); | |
f4150724 BH |
1248 | spi_device->erase_command = |
1249 | SPI_DEV_TYPE_FIELD(device_type, SPI_DEV_TYPE_ERASE_CMD); | |
1250 | spi_device->erase_size = | |
1251 | 1 << SPI_DEV_TYPE_FIELD(device_type, | |
1252 | SPI_DEV_TYPE_ERASE_SIZE); | |
4a5b504d BH |
1253 | spi_device->block_size = |
1254 | 1 << SPI_DEV_TYPE_FIELD(device_type, | |
1255 | SPI_DEV_TYPE_BLOCK_SIZE); | |
4a5b504d BH |
1256 | } else { |
1257 | spi_device = NULL; | |
1258 | } | |
1259 | ||
1260 | kfree(*spi_device_ret); | |
1261 | *spi_device_ret = spi_device; | |
1262 | return 0; | |
1263 | } | |
1264 | ||
4a5b504d BH |
1265 | static void falcon_remove_spi_devices(struct efx_nic *efx) |
1266 | { | |
1267 | kfree(efx->spi_eeprom); | |
1268 | efx->spi_eeprom = NULL; | |
1269 | kfree(efx->spi_flash); | |
1270 | efx->spi_flash = NULL; | |
1271 | } | |
1272 | ||
8ceee660 BH |
1273 | /* Extract non-volatile configuration */ |
1274 | static int falcon_probe_nvconfig(struct efx_nic *efx) | |
1275 | { | |
1276 | struct falcon_nvconfig *nvconfig; | |
8c8661e4 | 1277 | int board_rev; |
8ceee660 BH |
1278 | int rc; |
1279 | ||
8ceee660 | 1280 | nvconfig = kmalloc(sizeof(*nvconfig), GFP_KERNEL); |
4a5b504d BH |
1281 | if (!nvconfig) |
1282 | return -ENOMEM; | |
8ceee660 | 1283 | |
8c8661e4 BH |
1284 | rc = falcon_read_nvram(efx, nvconfig); |
1285 | if (rc == -EINVAL) { | |
1286 | EFX_ERR(efx, "NVRAM is invalid therefore using defaults\n"); | |
8ceee660 | 1287 | efx->phy_type = PHY_TYPE_NONE; |
68e7f45e | 1288 | efx->mdio.prtad = MDIO_PRTAD_NONE; |
8ceee660 | 1289 | board_rev = 0; |
8c8661e4 BH |
1290 | rc = 0; |
1291 | } else if (rc) { | |
1292 | goto fail1; | |
8ceee660 BH |
1293 | } else { |
1294 | struct falcon_nvconfig_board_v2 *v2 = &nvconfig->board_v2; | |
4a5b504d | 1295 | struct falcon_nvconfig_board_v3 *v3 = &nvconfig->board_v3; |
8ceee660 BH |
1296 | |
1297 | efx->phy_type = v2->port0_phy_type; | |
68e7f45e | 1298 | efx->mdio.prtad = v2->port0_phy_addr; |
8ceee660 | 1299 | board_rev = le16_to_cpu(v2->board_revision); |
4a5b504d | 1300 | |
8c8661e4 | 1301 | if (le16_to_cpu(nvconfig->board_struct_ver) >= 3) { |
3e6c4538 BH |
1302 | rc = falcon_spi_device_init( |
1303 | efx, &efx->spi_flash, FFE_AB_SPI_DEVICE_FLASH, | |
1304 | le32_to_cpu(v3->spi_device_type | |
1305 | [FFE_AB_SPI_DEVICE_FLASH])); | |
4a5b504d BH |
1306 | if (rc) |
1307 | goto fail2; | |
3e6c4538 BH |
1308 | rc = falcon_spi_device_init( |
1309 | efx, &efx->spi_eeprom, FFE_AB_SPI_DEVICE_EEPROM, | |
1310 | le32_to_cpu(v3->spi_device_type | |
1311 | [FFE_AB_SPI_DEVICE_EEPROM])); | |
4a5b504d BH |
1312 | if (rc) |
1313 | goto fail2; | |
1314 | } | |
8ceee660 BH |
1315 | } |
1316 | ||
8c8661e4 BH |
1317 | /* Read the MAC addresses */ |
1318 | memcpy(efx->mac_address, nvconfig->mac_address[0], ETH_ALEN); | |
1319 | ||
68e7f45e | 1320 | EFX_LOG(efx, "PHY is %d phy_id %d\n", efx->phy_type, efx->mdio.prtad); |
8ceee660 | 1321 | |
3473a5b1 | 1322 | falcon_probe_board(efx, board_rev); |
8ceee660 | 1323 | |
4a5b504d BH |
1324 | kfree(nvconfig); |
1325 | return 0; | |
1326 | ||
1327 | fail2: | |
1328 | falcon_remove_spi_devices(efx); | |
1329 | fail1: | |
8ceee660 BH |
1330 | kfree(nvconfig); |
1331 | return rc; | |
1332 | } | |
1333 | ||
4a5b504d BH |
1334 | /* Probe all SPI devices on the NIC */ |
1335 | static void falcon_probe_spi_devices(struct efx_nic *efx) | |
1336 | { | |
1337 | efx_oword_t nic_stat, gpio_ctl, ee_vpd_cfg; | |
2f7f5730 | 1338 | int boot_dev; |
4a5b504d | 1339 | |
12d00cad BH |
1340 | efx_reado(efx, &gpio_ctl, FR_AB_GPIO_CTL); |
1341 | efx_reado(efx, &nic_stat, FR_AB_NIC_STAT); | |
1342 | efx_reado(efx, &ee_vpd_cfg, FR_AB_EE_VPD_CFG0); | |
4a5b504d | 1343 | |
3e6c4538 BH |
1344 | if (EFX_OWORD_FIELD(gpio_ctl, FRF_AB_GPIO3_PWRUP_VALUE)) { |
1345 | boot_dev = (EFX_OWORD_FIELD(nic_stat, FRF_AB_SF_PRST) ? | |
1346 | FFE_AB_SPI_DEVICE_FLASH : FFE_AB_SPI_DEVICE_EEPROM); | |
2f7f5730 | 1347 | EFX_LOG(efx, "Booted from %s\n", |
3e6c4538 | 1348 | boot_dev == FFE_AB_SPI_DEVICE_FLASH ? "flash" : "EEPROM"); |
2f7f5730 BH |
1349 | } else { |
1350 | /* Disable VPD and set clock dividers to safe | |
1351 | * values for initial programming. */ | |
1352 | boot_dev = -1; | |
1353 | EFX_LOG(efx, "Booted from internal ASIC settings;" | |
1354 | " setting SPI config\n"); | |
3e6c4538 | 1355 | EFX_POPULATE_OWORD_3(ee_vpd_cfg, FRF_AB_EE_VPD_EN, 0, |
2f7f5730 | 1356 | /* 125 MHz / 7 ~= 20 MHz */ |
3e6c4538 | 1357 | FRF_AB_EE_SF_CLOCK_DIV, 7, |
2f7f5730 | 1358 | /* 125 MHz / 63 ~= 2 MHz */ |
3e6c4538 | 1359 | FRF_AB_EE_EE_CLOCK_DIV, 63); |
12d00cad | 1360 | efx_writeo(efx, &ee_vpd_cfg, FR_AB_EE_VPD_CFG0); |
4a5b504d BH |
1361 | } |
1362 | ||
3e6c4538 BH |
1363 | if (boot_dev == FFE_AB_SPI_DEVICE_FLASH) |
1364 | falcon_spi_device_init(efx, &efx->spi_flash, | |
1365 | FFE_AB_SPI_DEVICE_FLASH, | |
2f7f5730 | 1366 | default_flash_type); |
3e6c4538 BH |
1367 | if (boot_dev == FFE_AB_SPI_DEVICE_EEPROM) |
1368 | falcon_spi_device_init(efx, &efx->spi_eeprom, | |
1369 | FFE_AB_SPI_DEVICE_EEPROM, | |
2f7f5730 | 1370 | large_eeprom_type); |
4a5b504d BH |
1371 | } |
1372 | ||
ef2b90ee | 1373 | static int falcon_probe_nic(struct efx_nic *efx) |
8ceee660 BH |
1374 | { |
1375 | struct falcon_nic_data *nic_data; | |
e775fb93 | 1376 | struct falcon_board *board; |
8ceee660 BH |
1377 | int rc; |
1378 | ||
8ceee660 BH |
1379 | /* Allocate storage for hardware specific data */ |
1380 | nic_data = kzalloc(sizeof(*nic_data), GFP_KERNEL); | |
88c59425 BH |
1381 | if (!nic_data) |
1382 | return -ENOMEM; | |
5daab96d | 1383 | efx->nic_data = nic_data; |
8ceee660 | 1384 | |
57849460 BH |
1385 | rc = -ENODEV; |
1386 | ||
1387 | if (efx_nic_fpga_ver(efx) != 0) { | |
1388 | EFX_ERR(efx, "Falcon FPGA not supported\n"); | |
8ceee660 | 1389 | goto fail1; |
57849460 BH |
1390 | } |
1391 | ||
1392 | if (efx_nic_rev(efx) <= EFX_REV_FALCON_A1) { | |
1393 | efx_oword_t nic_stat; | |
1394 | struct pci_dev *dev; | |
1395 | u8 pci_rev = efx->pci_dev->revision; | |
8ceee660 | 1396 | |
57849460 BH |
1397 | if ((pci_rev == 0xff) || (pci_rev == 0)) { |
1398 | EFX_ERR(efx, "Falcon rev A0 not supported\n"); | |
1399 | goto fail1; | |
1400 | } | |
1401 | efx_reado(efx, &nic_stat, FR_AB_NIC_STAT); | |
1402 | if (EFX_OWORD_FIELD(nic_stat, FRF_AB_STRAP_10G) == 0) { | |
1403 | EFX_ERR(efx, "Falcon rev A1 1G not supported\n"); | |
1404 | goto fail1; | |
1405 | } | |
1406 | if (EFX_OWORD_FIELD(nic_stat, FRF_AA_STRAP_PCIE) == 0) { | |
1407 | EFX_ERR(efx, "Falcon rev A1 PCI-X not supported\n"); | |
1408 | goto fail1; | |
1409 | } | |
8ceee660 | 1410 | |
57849460 | 1411 | dev = pci_dev_get(efx->pci_dev); |
8ceee660 BH |
1412 | while ((dev = pci_get_device(EFX_VENDID_SFC, FALCON_A_S_DEVID, |
1413 | dev))) { | |
1414 | if (dev->bus == efx->pci_dev->bus && | |
1415 | dev->devfn == efx->pci_dev->devfn + 1) { | |
1416 | nic_data->pci_dev2 = dev; | |
1417 | break; | |
1418 | } | |
1419 | } | |
1420 | if (!nic_data->pci_dev2) { | |
1421 | EFX_ERR(efx, "failed to find secondary function\n"); | |
1422 | rc = -ENODEV; | |
1423 | goto fail2; | |
1424 | } | |
1425 | } | |
1426 | ||
1427 | /* Now we can reset the NIC */ | |
1428 | rc = falcon_reset_hw(efx, RESET_TYPE_ALL); | |
1429 | if (rc) { | |
1430 | EFX_ERR(efx, "failed to reset NIC\n"); | |
1431 | goto fail3; | |
1432 | } | |
1433 | ||
1434 | /* Allocate memory for INT_KER */ | |
152b6a62 | 1435 | rc = efx_nic_alloc_buffer(efx, &efx->irq_status, sizeof(efx_oword_t)); |
8ceee660 BH |
1436 | if (rc) |
1437 | goto fail4; | |
1438 | BUG_ON(efx->irq_status.dma_addr & 0x0f); | |
1439 | ||
9c8976a1 JSR |
1440 | EFX_LOG(efx, "INT_KER at %llx (virt %p phys %llx)\n", |
1441 | (u64)efx->irq_status.dma_addr, | |
1442 | efx->irq_status.addr, (u64)virt_to_phys(efx->irq_status.addr)); | |
8ceee660 | 1443 | |
4a5b504d BH |
1444 | falcon_probe_spi_devices(efx); |
1445 | ||
8ceee660 BH |
1446 | /* Read in the non-volatile configuration */ |
1447 | rc = falcon_probe_nvconfig(efx); | |
1448 | if (rc) | |
1449 | goto fail5; | |
1450 | ||
37b5a603 | 1451 | /* Initialise I2C adapter */ |
e775fb93 BH |
1452 | board = falcon_board(efx); |
1453 | board->i2c_adap.owner = THIS_MODULE; | |
1454 | board->i2c_data = falcon_i2c_bit_operations; | |
1455 | board->i2c_data.data = efx; | |
1456 | board->i2c_adap.algo_data = &board->i2c_data; | |
1457 | board->i2c_adap.dev.parent = &efx->pci_dev->dev; | |
1458 | strlcpy(board->i2c_adap.name, "SFC4000 GPIO", | |
1459 | sizeof(board->i2c_adap.name)); | |
1460 | rc = i2c_bit_add_bus(&board->i2c_adap); | |
37b5a603 BH |
1461 | if (rc) |
1462 | goto fail5; | |
1463 | ||
44838a44 | 1464 | rc = falcon_board(efx)->type->init(efx); |
278c0621 BH |
1465 | if (rc) { |
1466 | EFX_ERR(efx, "failed to initialise board\n"); | |
1467 | goto fail6; | |
1468 | } | |
1469 | ||
55edc6e6 BH |
1470 | nic_data->stats_disable_count = 1; |
1471 | setup_timer(&nic_data->stats_timer, &falcon_stats_timer_func, | |
1472 | (unsigned long)efx); | |
1473 | ||
8ceee660 BH |
1474 | return 0; |
1475 | ||
278c0621 | 1476 | fail6: |
e775fb93 BH |
1477 | BUG_ON(i2c_del_adapter(&board->i2c_adap)); |
1478 | memset(&board->i2c_adap, 0, sizeof(board->i2c_adap)); | |
8ceee660 | 1479 | fail5: |
4a5b504d | 1480 | falcon_remove_spi_devices(efx); |
152b6a62 | 1481 | efx_nic_free_buffer(efx, &efx->irq_status); |
8ceee660 | 1482 | fail4: |
8ceee660 BH |
1483 | fail3: |
1484 | if (nic_data->pci_dev2) { | |
1485 | pci_dev_put(nic_data->pci_dev2); | |
1486 | nic_data->pci_dev2 = NULL; | |
1487 | } | |
1488 | fail2: | |
8ceee660 BH |
1489 | fail1: |
1490 | kfree(efx->nic_data); | |
1491 | return rc; | |
1492 | } | |
1493 | ||
56241ceb BH |
1494 | static void falcon_init_rx_cfg(struct efx_nic *efx) |
1495 | { | |
1496 | /* Prior to Siena the RX DMA engine will split each frame at | |
1497 | * intervals of RX_USR_BUF_SIZE (32-byte units). We set it to | |
1498 | * be so large that that never happens. */ | |
1499 | const unsigned huge_buf_size = (3 * 4096) >> 5; | |
1500 | /* RX control FIFO thresholds (32 entries) */ | |
1501 | const unsigned ctrl_xon_thr = 20; | |
1502 | const unsigned ctrl_xoff_thr = 25; | |
1503 | /* RX data FIFO thresholds (256-byte units; size varies) */ | |
152b6a62 BH |
1504 | int data_xon_thr = efx_nic_rx_xon_thresh >> 8; |
1505 | int data_xoff_thr = efx_nic_rx_xoff_thresh >> 8; | |
56241ceb BH |
1506 | efx_oword_t reg; |
1507 | ||
12d00cad | 1508 | efx_reado(efx, ®, FR_AZ_RX_CFG); |
daeda630 | 1509 | if (efx_nic_rev(efx) <= EFX_REV_FALCON_A1) { |
625b4514 BH |
1510 | /* Data FIFO size is 5.5K */ |
1511 | if (data_xon_thr < 0) | |
1512 | data_xon_thr = 512 >> 8; | |
1513 | if (data_xoff_thr < 0) | |
1514 | data_xoff_thr = 2048 >> 8; | |
3e6c4538 BH |
1515 | EFX_SET_OWORD_FIELD(reg, FRF_AA_RX_DESC_PUSH_EN, 0); |
1516 | EFX_SET_OWORD_FIELD(reg, FRF_AA_RX_USR_BUF_SIZE, | |
1517 | huge_buf_size); | |
1518 | EFX_SET_OWORD_FIELD(reg, FRF_AA_RX_XON_MAC_TH, data_xon_thr); | |
1519 | EFX_SET_OWORD_FIELD(reg, FRF_AA_RX_XOFF_MAC_TH, data_xoff_thr); | |
1520 | EFX_SET_OWORD_FIELD(reg, FRF_AA_RX_XON_TX_TH, ctrl_xon_thr); | |
1521 | EFX_SET_OWORD_FIELD(reg, FRF_AA_RX_XOFF_TX_TH, ctrl_xoff_thr); | |
56241ceb | 1522 | } else { |
625b4514 BH |
1523 | /* Data FIFO size is 80K; register fields moved */ |
1524 | if (data_xon_thr < 0) | |
1525 | data_xon_thr = 27648 >> 8; /* ~3*max MTU */ | |
1526 | if (data_xoff_thr < 0) | |
1527 | data_xoff_thr = 54272 >> 8; /* ~80Kb - 3*max MTU */ | |
3e6c4538 BH |
1528 | EFX_SET_OWORD_FIELD(reg, FRF_BZ_RX_DESC_PUSH_EN, 0); |
1529 | EFX_SET_OWORD_FIELD(reg, FRF_BZ_RX_USR_BUF_SIZE, | |
1530 | huge_buf_size); | |
1531 | EFX_SET_OWORD_FIELD(reg, FRF_BZ_RX_XON_MAC_TH, data_xon_thr); | |
1532 | EFX_SET_OWORD_FIELD(reg, FRF_BZ_RX_XOFF_MAC_TH, data_xoff_thr); | |
1533 | EFX_SET_OWORD_FIELD(reg, FRF_BZ_RX_XON_TX_TH, ctrl_xon_thr); | |
1534 | EFX_SET_OWORD_FIELD(reg, FRF_BZ_RX_XOFF_TX_TH, ctrl_xoff_thr); | |
1535 | EFX_SET_OWORD_FIELD(reg, FRF_BZ_RX_INGR_EN, 1); | |
56241ceb | 1536 | } |
4b0d29dc BH |
1537 | /* Always enable XOFF signal from RX FIFO. We enable |
1538 | * or disable transmission of pause frames at the MAC. */ | |
1539 | EFX_SET_OWORD_FIELD(reg, FRF_AZ_RX_XOFF_MAC_EN, 1); | |
12d00cad | 1540 | efx_writeo(efx, ®, FR_AZ_RX_CFG); |
56241ceb BH |
1541 | } |
1542 | ||
152b6a62 BH |
1543 | /* This call performs hardware-specific global initialisation, such as |
1544 | * defining the descriptor cache sizes and number of RSS channels. | |
1545 | * It does not set up any buffers, descriptor rings or event queues. | |
1546 | */ | |
1547 | static int falcon_init_nic(struct efx_nic *efx) | |
1548 | { | |
1549 | efx_oword_t temp; | |
1550 | int rc; | |
1551 | ||
1552 | /* Use on-chip SRAM */ | |
1553 | efx_reado(efx, &temp, FR_AB_NIC_STAT); | |
1554 | EFX_SET_OWORD_FIELD(temp, FRF_AB_ONCHIP_SRAM, 1); | |
1555 | efx_writeo(efx, &temp, FR_AB_NIC_STAT); | |
1556 | ||
1557 | /* Set the source of the GMAC clock */ | |
1558 | if (efx_nic_rev(efx) == EFX_REV_FALCON_B0) { | |
1559 | efx_reado(efx, &temp, FR_AB_GPIO_CTL); | |
1560 | EFX_SET_OWORD_FIELD(temp, FRF_AB_USE_NIC_CLK, true); | |
1561 | efx_writeo(efx, &temp, FR_AB_GPIO_CTL); | |
1562 | } | |
1563 | ||
1564 | /* Select the correct MAC */ | |
1565 | falcon_clock_mac(efx); | |
1566 | ||
1567 | rc = falcon_reset_sram(efx); | |
1568 | if (rc) | |
1569 | return rc; | |
1570 | ||
1571 | /* Clear the parity enables on the TX data fifos as | |
1572 | * they produce false parity errors because of timing issues | |
1573 | */ | |
1574 | if (EFX_WORKAROUND_5129(efx)) { | |
1575 | efx_reado(efx, &temp, FR_AZ_CSR_SPARE); | |
1576 | EFX_SET_OWORD_FIELD(temp, FRF_AB_MEM_PERR_EN_TX_DATA, 0); | |
1577 | efx_writeo(efx, &temp, FR_AZ_CSR_SPARE); | |
1578 | } | |
1579 | ||
8ceee660 | 1580 | if (EFX_WORKAROUND_7244(efx)) { |
12d00cad | 1581 | efx_reado(efx, &temp, FR_BZ_RX_FILTER_CTL); |
3e6c4538 BH |
1582 | EFX_SET_OWORD_FIELD(temp, FRF_BZ_UDP_FULL_SRCH_LIMIT, 8); |
1583 | EFX_SET_OWORD_FIELD(temp, FRF_BZ_UDP_WILD_SRCH_LIMIT, 8); | |
1584 | EFX_SET_OWORD_FIELD(temp, FRF_BZ_TCP_FULL_SRCH_LIMIT, 8); | |
1585 | EFX_SET_OWORD_FIELD(temp, FRF_BZ_TCP_WILD_SRCH_LIMIT, 8); | |
12d00cad | 1586 | efx_writeo(efx, &temp, FR_BZ_RX_FILTER_CTL); |
8ceee660 | 1587 | } |
8ceee660 | 1588 | |
3e6c4538 | 1589 | /* XXX This is documented only for Falcon A0/A1 */ |
8ceee660 BH |
1590 | /* Setup RX. Wait for descriptor is broken and must |
1591 | * be disabled. RXDP recovery shouldn't be needed, but is. | |
1592 | */ | |
12d00cad | 1593 | efx_reado(efx, &temp, FR_AA_RX_SELF_RST); |
3e6c4538 BH |
1594 | EFX_SET_OWORD_FIELD(temp, FRF_AA_RX_NODESC_WAIT_DIS, 1); |
1595 | EFX_SET_OWORD_FIELD(temp, FRF_AA_RX_SELF_RST_EN, 1); | |
8ceee660 | 1596 | if (EFX_WORKAROUND_5583(efx)) |
3e6c4538 | 1597 | EFX_SET_OWORD_FIELD(temp, FRF_AA_RX_ISCSI_DIS, 1); |
12d00cad | 1598 | efx_writeo(efx, &temp, FR_AA_RX_SELF_RST); |
8ceee660 | 1599 | |
8ceee660 BH |
1600 | /* Do not enable TX_NO_EOP_DISC_EN, since it limits packets to 16 |
1601 | * descriptors (which is bad). | |
1602 | */ | |
12d00cad | 1603 | efx_reado(efx, &temp, FR_AZ_TX_CFG); |
3e6c4538 | 1604 | EFX_SET_OWORD_FIELD(temp, FRF_AZ_TX_NO_EOP_DISC_EN, 0); |
12d00cad | 1605 | efx_writeo(efx, &temp, FR_AZ_TX_CFG); |
8ceee660 | 1606 | |
56241ceb | 1607 | falcon_init_rx_cfg(efx); |
8ceee660 BH |
1608 | |
1609 | /* Set destination of both TX and RX Flush events */ | |
daeda630 | 1610 | if (efx_nic_rev(efx) >= EFX_REV_FALCON_B0) { |
3e6c4538 | 1611 | EFX_POPULATE_OWORD_1(temp, FRF_BZ_FLS_EVQ_ID, 0); |
12d00cad | 1612 | efx_writeo(efx, &temp, FR_BZ_DP_CTRL); |
8ceee660 BH |
1613 | } |
1614 | ||
152b6a62 BH |
1615 | efx_nic_init_common(efx); |
1616 | ||
8ceee660 BH |
1617 | return 0; |
1618 | } | |
1619 | ||
ef2b90ee | 1620 | static void falcon_remove_nic(struct efx_nic *efx) |
8ceee660 BH |
1621 | { |
1622 | struct falcon_nic_data *nic_data = efx->nic_data; | |
e775fb93 | 1623 | struct falcon_board *board = falcon_board(efx); |
37b5a603 BH |
1624 | int rc; |
1625 | ||
44838a44 | 1626 | board->type->fini(efx); |
278c0621 | 1627 | |
8c870379 | 1628 | /* Remove I2C adapter and clear it in preparation for a retry */ |
e775fb93 | 1629 | rc = i2c_del_adapter(&board->i2c_adap); |
37b5a603 | 1630 | BUG_ON(rc); |
e775fb93 | 1631 | memset(&board->i2c_adap, 0, sizeof(board->i2c_adap)); |
8ceee660 | 1632 | |
4a5b504d | 1633 | falcon_remove_spi_devices(efx); |
152b6a62 | 1634 | efx_nic_free_buffer(efx, &efx->irq_status); |
8ceee660 | 1635 | |
91ad757c | 1636 | falcon_reset_hw(efx, RESET_TYPE_ALL); |
8ceee660 BH |
1637 | |
1638 | /* Release the second function after the reset */ | |
1639 | if (nic_data->pci_dev2) { | |
1640 | pci_dev_put(nic_data->pci_dev2); | |
1641 | nic_data->pci_dev2 = NULL; | |
1642 | } | |
1643 | ||
1644 | /* Tear down the private nic state */ | |
1645 | kfree(efx->nic_data); | |
1646 | efx->nic_data = NULL; | |
1647 | } | |
1648 | ||
ef2b90ee | 1649 | static void falcon_update_nic_stats(struct efx_nic *efx) |
8ceee660 | 1650 | { |
55edc6e6 | 1651 | struct falcon_nic_data *nic_data = efx->nic_data; |
8ceee660 BH |
1652 | efx_oword_t cnt; |
1653 | ||
55edc6e6 BH |
1654 | if (nic_data->stats_disable_count) |
1655 | return; | |
1656 | ||
12d00cad | 1657 | efx_reado(efx, &cnt, FR_AZ_RX_NODESC_DROP); |
3e6c4538 BH |
1658 | efx->n_rx_nodesc_drop_cnt += |
1659 | EFX_OWORD_FIELD(cnt, FRF_AB_RX_NODESC_DROP_CNT); | |
55edc6e6 BH |
1660 | |
1661 | if (nic_data->stats_pending && | |
1662 | *nic_data->stats_dma_done == FALCON_STATS_DONE) { | |
1663 | nic_data->stats_pending = false; | |
1664 | rmb(); /* read the done flag before the stats */ | |
1665 | efx->mac_op->update_stats(efx); | |
1666 | } | |
1667 | } | |
1668 | ||
1669 | void falcon_start_nic_stats(struct efx_nic *efx) | |
1670 | { | |
1671 | struct falcon_nic_data *nic_data = efx->nic_data; | |
1672 | ||
1673 | spin_lock_bh(&efx->stats_lock); | |
1674 | if (--nic_data->stats_disable_count == 0) | |
1675 | falcon_stats_request(efx); | |
1676 | spin_unlock_bh(&efx->stats_lock); | |
1677 | } | |
1678 | ||
1679 | void falcon_stop_nic_stats(struct efx_nic *efx) | |
1680 | { | |
1681 | struct falcon_nic_data *nic_data = efx->nic_data; | |
1682 | int i; | |
1683 | ||
1684 | might_sleep(); | |
1685 | ||
1686 | spin_lock_bh(&efx->stats_lock); | |
1687 | ++nic_data->stats_disable_count; | |
1688 | spin_unlock_bh(&efx->stats_lock); | |
1689 | ||
1690 | del_timer_sync(&nic_data->stats_timer); | |
1691 | ||
1692 | /* Wait enough time for the most recent transfer to | |
1693 | * complete. */ | |
1694 | for (i = 0; i < 4 && nic_data->stats_pending; i++) { | |
1695 | if (*nic_data->stats_dma_done == FALCON_STATS_DONE) | |
1696 | break; | |
1697 | msleep(1); | |
1698 | } | |
1699 | ||
1700 | spin_lock_bh(&efx->stats_lock); | |
1701 | falcon_stats_complete(efx); | |
1702 | spin_unlock_bh(&efx->stats_lock); | |
8ceee660 BH |
1703 | } |
1704 | ||
06629f07 BH |
1705 | static void falcon_set_id_led(struct efx_nic *efx, enum efx_led_mode mode) |
1706 | { | |
1707 | falcon_board(efx)->type->set_id_led(efx, mode); | |
1708 | } | |
1709 | ||
89c758fa BH |
1710 | /************************************************************************** |
1711 | * | |
1712 | * Wake on LAN | |
1713 | * | |
1714 | ************************************************************************** | |
1715 | */ | |
1716 | ||
1717 | static void falcon_get_wol(struct efx_nic *efx, struct ethtool_wolinfo *wol) | |
1718 | { | |
1719 | wol->supported = 0; | |
1720 | wol->wolopts = 0; | |
1721 | memset(&wol->sopass, 0, sizeof(wol->sopass)); | |
1722 | } | |
1723 | ||
1724 | static int falcon_set_wol(struct efx_nic *efx, u32 type) | |
1725 | { | |
1726 | if (type != 0) | |
1727 | return -EINVAL; | |
1728 | return 0; | |
1729 | } | |
1730 | ||
8ceee660 BH |
1731 | /************************************************************************** |
1732 | * | |
754c653a | 1733 | * Revision-dependent attributes used by efx.c and nic.c |
8ceee660 BH |
1734 | * |
1735 | ************************************************************************** | |
1736 | */ | |
1737 | ||
daeda630 | 1738 | struct efx_nic_type falcon_a1_nic_type = { |
ef2b90ee BH |
1739 | .probe = falcon_probe_nic, |
1740 | .remove = falcon_remove_nic, | |
1741 | .init = falcon_init_nic, | |
1742 | .fini = efx_port_dummy_op_void, | |
1743 | .monitor = falcon_monitor, | |
1744 | .reset = falcon_reset_hw, | |
1745 | .probe_port = falcon_probe_port, | |
1746 | .remove_port = falcon_remove_port, | |
1747 | .prepare_flush = falcon_prepare_flush, | |
1748 | .update_stats = falcon_update_nic_stats, | |
1749 | .start_stats = falcon_start_nic_stats, | |
1750 | .stop_stats = falcon_stop_nic_stats, | |
06629f07 | 1751 | .set_id_led = falcon_set_id_led, |
ef2b90ee BH |
1752 | .push_irq_moderation = falcon_push_irq_moderation, |
1753 | .push_multicast_hash = falcon_push_multicast_hash, | |
d3245b28 | 1754 | .reconfigure_port = falcon_reconfigure_port, |
89c758fa BH |
1755 | .get_wol = falcon_get_wol, |
1756 | .set_wol = falcon_set_wol, | |
1757 | .resume_wol = efx_port_dummy_op_void, | |
0aa3fbaa | 1758 | .test_nvram = falcon_test_nvram, |
b895d73e SH |
1759 | .default_mac_ops = &falcon_xmac_operations, |
1760 | ||
daeda630 | 1761 | .revision = EFX_REV_FALCON_A1, |
8ceee660 | 1762 | .mem_map_size = 0x20000, |
3e6c4538 BH |
1763 | .txd_ptr_tbl_base = FR_AA_TX_DESC_PTR_TBL_KER, |
1764 | .rxd_ptr_tbl_base = FR_AA_RX_DESC_PTR_TBL_KER, | |
1765 | .buf_tbl_base = FR_AA_BUF_FULL_TBL_KER, | |
1766 | .evq_ptr_tbl_base = FR_AA_EVQ_PTR_TBL_KER, | |
1767 | .evq_rptr_tbl_base = FR_AA_EVQ_RPTR_KER, | |
6d51d307 | 1768 | .max_dma_mask = DMA_BIT_MASK(FSF_AZ_TX_KER_BUF_ADDR_WIDTH), |
8ceee660 BH |
1769 | .rx_buffer_padding = 0x24, |
1770 | .max_interrupt_mode = EFX_INT_MODE_MSI, | |
1771 | .phys_addr_channels = 4, | |
0228f5cd BH |
1772 | .tx_dc_base = 0x130000, |
1773 | .rx_dc_base = 0x100000, | |
c383b537 | 1774 | .offload_features = NETIF_F_IP_CSUM, |
eb9f6744 | 1775 | .reset_world_flags = ETH_RESET_IRQ, |
8ceee660 BH |
1776 | }; |
1777 | ||
daeda630 | 1778 | struct efx_nic_type falcon_b0_nic_type = { |
ef2b90ee BH |
1779 | .probe = falcon_probe_nic, |
1780 | .remove = falcon_remove_nic, | |
1781 | .init = falcon_init_nic, | |
1782 | .fini = efx_port_dummy_op_void, | |
1783 | .monitor = falcon_monitor, | |
1784 | .reset = falcon_reset_hw, | |
1785 | .probe_port = falcon_probe_port, | |
1786 | .remove_port = falcon_remove_port, | |
1787 | .prepare_flush = falcon_prepare_flush, | |
1788 | .update_stats = falcon_update_nic_stats, | |
1789 | .start_stats = falcon_start_nic_stats, | |
1790 | .stop_stats = falcon_stop_nic_stats, | |
06629f07 | 1791 | .set_id_led = falcon_set_id_led, |
ef2b90ee BH |
1792 | .push_irq_moderation = falcon_push_irq_moderation, |
1793 | .push_multicast_hash = falcon_push_multicast_hash, | |
d3245b28 | 1794 | .reconfigure_port = falcon_reconfigure_port, |
89c758fa BH |
1795 | .get_wol = falcon_get_wol, |
1796 | .set_wol = falcon_set_wol, | |
1797 | .resume_wol = efx_port_dummy_op_void, | |
9bfc4bb1 | 1798 | .test_registers = falcon_b0_test_registers, |
0aa3fbaa | 1799 | .test_nvram = falcon_test_nvram, |
b895d73e SH |
1800 | .default_mac_ops = &falcon_xmac_operations, |
1801 | ||
daeda630 | 1802 | .revision = EFX_REV_FALCON_B0, |
8ceee660 BH |
1803 | /* Map everything up to and including the RSS indirection |
1804 | * table. Don't map MSI-X table, MSI-X PBA since Linux | |
1805 | * requires that they not be mapped. */ | |
3e6c4538 BH |
1806 | .mem_map_size = (FR_BZ_RX_INDIRECTION_TBL + |
1807 | FR_BZ_RX_INDIRECTION_TBL_STEP * | |
1808 | FR_BZ_RX_INDIRECTION_TBL_ROWS), | |
1809 | .txd_ptr_tbl_base = FR_BZ_TX_DESC_PTR_TBL, | |
1810 | .rxd_ptr_tbl_base = FR_BZ_RX_DESC_PTR_TBL, | |
1811 | .buf_tbl_base = FR_BZ_BUF_FULL_TBL, | |
1812 | .evq_ptr_tbl_base = FR_BZ_EVQ_PTR_TBL, | |
1813 | .evq_rptr_tbl_base = FR_BZ_EVQ_RPTR, | |
6d51d307 | 1814 | .max_dma_mask = DMA_BIT_MASK(FSF_AZ_TX_KER_BUF_ADDR_WIDTH), |
8ceee660 BH |
1815 | .rx_buffer_padding = 0, |
1816 | .max_interrupt_mode = EFX_INT_MODE_MSIX, | |
1817 | .phys_addr_channels = 32, /* Hardware limit is 64, but the legacy | |
1818 | * interrupt handler only supports 32 | |
1819 | * channels */ | |
0228f5cd BH |
1820 | .tx_dc_base = 0x130000, |
1821 | .rx_dc_base = 0x100000, | |
c383b537 | 1822 | .offload_features = NETIF_F_IP_CSUM, |
eb9f6744 | 1823 | .reset_world_flags = ETH_RESET_IRQ, |
8ceee660 BH |
1824 | }; |
1825 |