]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/net/e1000e/netdev.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
e1000e: fix checks for manageability enabled and management pass-through
[net-next-2.6.git] / drivers / net / e1000e / netdev.c
CommitLineData
bc7f75fa
AK		 1/*******************************************************************************
2
3 Intel PRO/1000 Linux driver
c7e54b1b 4 Copyright(c) 1999 - 2009 Intel Corporation.
bc7f75fa
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
23 Linux NICS <linux.nics@intel.com>
24 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
25 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
26
27*******************************************************************************/
28
8544b9f7
BA		 29#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
30
bc7f75fa
AK		 31#include <linux/module.h>
32#include <linux/types.h>
33#include <linux/init.h>
34#include <linux/pci.h>
35#include <linux/vmalloc.h>
36#include <linux/pagemap.h>
37#include <linux/delay.h>
38#include <linux/netdevice.h>
39#include <linux/tcp.h>
40#include <linux/ipv6.h>
5a0e3ad6 41#include <linux/slab.h>
bc7f75fa
AK		 42#include <net/checksum.h>
43#include <net/ip6_checksum.h>
44#include <linux/mii.h>
45#include <linux/ethtool.h>
46#include <linux/if_vlan.h>
47#include <linux/cpu.h>
48#include <linux/smp.h>
97ac8cae 49#include <linux/pm_qos_params.h>
23606cf5 50#include <linux/pm_runtime.h>
111b9dc5 51#include <linux/aer.h>
bc7f75fa
AK		 52
53#include "e1000.h"
54
eab2abf5 55#define DRV_VERSION "1.0.2-k4"
bc7f75fa
AK		 56char e1000e_driver_name[] = "e1000e";
57const char e1000e_driver_version[] = DRV_VERSION;
58
59static const struct e1000_info *e1000_info_tbl[] = {
60 [board_82571] = &e1000_82571_info,
61 [board_82572] = &e1000_82572_info,
62 [board_82573] = &e1000_82573_info,
4662e82b 63 [board_82574] = &e1000_82574_info,
8c81c9c3 64 [board_82583] = &e1000_82583_info,
bc7f75fa
AK		 65 [board_80003es2lan] = &e1000_es2_info,
66 [board_ich8lan] = &e1000_ich8_info,
67 [board_ich9lan] = &e1000_ich9_info,
f4187b56 68 [board_ich10lan] = &e1000_ich10_info,
a4f58f54 69 [board_pchlan] = &e1000_pch_info,
bc7f75fa
AK		 70};
71
84f4ee90
TI		 72struct e1000_reg_info {
73 u32 ofs;
74 char *name;
75};
76
77#define E1000_RDFH 0x02410 /* Rx Data FIFO Head - RW */
78#define E1000_RDFT 0x02418 /* Rx Data FIFO Tail - RW */
79#define E1000_RDFHS 0x02420 /* Rx Data FIFO Head Saved - RW */
80#define E1000_RDFTS 0x02428 /* Rx Data FIFO Tail Saved - RW */
81#define E1000_RDFPC 0x02430 /* Rx Data FIFO Packet Count - RW */
82
83#define E1000_TDFH 0x03410 /* Tx Data FIFO Head - RW */
84#define E1000_TDFT 0x03418 /* Tx Data FIFO Tail - RW */
85#define E1000_TDFHS 0x03420 /* Tx Data FIFO Head Saved - RW */
86#define E1000_TDFTS 0x03428 /* Tx Data FIFO Tail Saved - RW */
87#define E1000_TDFPC 0x03430 /* Tx Data FIFO Packet Count - RW */
88
89static const struct e1000_reg_info e1000_reg_info_tbl[] = {
90
91 /* General Registers */
92 {E1000_CTRL, "CTRL"},
93 {E1000_STATUS, "STATUS"},
94 {E1000_CTRL_EXT, "CTRL_EXT"},
95
96 /* Interrupt Registers */
97 {E1000_ICR, "ICR"},
98
99 /* RX Registers */
100 {E1000_RCTL, "RCTL"},
101 {E1000_RDLEN, "RDLEN"},
102 {E1000_RDH, "RDH"},
103 {E1000_RDT, "RDT"},
104 {E1000_RDTR, "RDTR"},
105 {E1000_RXDCTL(0), "RXDCTL"},
106 {E1000_ERT, "ERT"},
107 {E1000_RDBAL, "RDBAL"},
108 {E1000_RDBAH, "RDBAH"},
109 {E1000_RDFH, "RDFH"},
110 {E1000_RDFT, "RDFT"},
111 {E1000_RDFHS, "RDFHS"},
112 {E1000_RDFTS, "RDFTS"},
113 {E1000_RDFPC, "RDFPC"},
114
115 /* TX Registers */
116 {E1000_TCTL, "TCTL"},
117 {E1000_TDBAL, "TDBAL"},
118 {E1000_TDBAH, "TDBAH"},
119 {E1000_TDLEN, "TDLEN"},
120 {E1000_TDH, "TDH"},
121 {E1000_TDT, "TDT"},
122 {E1000_TIDV, "TIDV"},
123 {E1000_TXDCTL(0), "TXDCTL"},
124 {E1000_TADV, "TADV"},
125 {E1000_TARC(0), "TARC"},
126 {E1000_TDFH, "TDFH"},
127 {E1000_TDFT, "TDFT"},
128 {E1000_TDFHS, "TDFHS"},
129 {E1000_TDFTS, "TDFTS"},
130 {E1000_TDFPC, "TDFPC"},
131
132 /* List Terminator */
133 {}
134};
135
136/*
137 * e1000_regdump - register printout routine
138 */
139static void e1000_regdump(struct e1000_hw *hw, struct e1000_reg_info *reginfo)
140{
141 int n = 0;
142 char rname[16];
143 u32 regs[8];
144
145 switch (reginfo->ofs) {
146 case E1000_RXDCTL(0):
147 for (n = 0; n < 2; n++)
148 regs[n] = __er32(hw, E1000_RXDCTL(n));
149 break;
150 case E1000_TXDCTL(0):
151 for (n = 0; n < 2; n++)
152 regs[n] = __er32(hw, E1000_TXDCTL(n));
153 break;
154 case E1000_TARC(0):
155 for (n = 0; n < 2; n++)
156 regs[n] = __er32(hw, E1000_TARC(n));
157 break;
158 default:
159 printk(KERN_INFO "%-15s %08x\n",
160 reginfo->name, __er32(hw, reginfo->ofs));
161 return;
162 }
163
164 snprintf(rname, 16, "%s%s", reginfo->name, "[0-1]");
165 printk(KERN_INFO "%-15s ", rname);
166 for (n = 0; n < 2; n++)
167 printk(KERN_CONT "%08x ", regs[n]);
168 printk(KERN_CONT "\n");
169}
170
171
172/*
173 * e1000e_dump - Print registers, tx-ring and rx-ring
174 */
175static void e1000e_dump(struct e1000_adapter *adapter)
176{
177 struct net_device *netdev = adapter->netdev;
178 struct e1000_hw *hw = &adapter->hw;
179 struct e1000_reg_info *reginfo;
180 struct e1000_ring *tx_ring = adapter->tx_ring;
181 struct e1000_tx_desc *tx_desc;
182 struct my_u0 { u64 a; u64 b; } *u0;
183 struct e1000_buffer *buffer_info;
184 struct e1000_ring *rx_ring = adapter->rx_ring;
185 union e1000_rx_desc_packet_split *rx_desc_ps;
186 struct e1000_rx_desc *rx_desc;
187 struct my_u1 { u64 a; u64 b; u64 c; u64 d; } *u1;
188 u32 staterr;
189 int i = 0;
190
191 if (!netif_msg_hw(adapter))
192 return;
193
194 /* Print netdevice Info */
195 if (netdev) {
196 dev_info(&adapter->pdev->dev, "Net device Info\n");
197 printk(KERN_INFO "Device Name state "
198 "trans_start last_rx\n");
199 printk(KERN_INFO "%-15s %016lX %016lX %016lX\n",
200 netdev->name,
201 netdev->state,
202 netdev->trans_start,
203 netdev->last_rx);
204 }
205
206 /* Print Registers */
207 dev_info(&adapter->pdev->dev, "Register Dump\n");
208 printk(KERN_INFO " Register Name Value\n");
209 for (reginfo = (struct e1000_reg_info *)e1000_reg_info_tbl;
210 reginfo->name; reginfo++) {
211 e1000_regdump(hw, reginfo);
212 }
213
214 /* Print TX Ring Summary */
215 if (!netdev || !netif_running(netdev))
216 goto exit;
217
218 dev_info(&adapter->pdev->dev, "TX Rings Summary\n");
219 printk(KERN_INFO "Queue [NTU] [NTC] [bi(ntc)->dma ]"
220 " leng ntw timestamp\n");
221 buffer_info = &tx_ring->buffer_info[tx_ring->next_to_clean];
222 printk(KERN_INFO " %5d %5X %5X %016llX %04X %3X %016llX\n",
223 0, tx_ring->next_to_use, tx_ring->next_to_clean,
224 (u64)buffer_info->dma,
225 buffer_info->length,
226 buffer_info->next_to_watch,
227 (u64)buffer_info->time_stamp);
228
229 /* Print TX Rings */
230 if (!netif_msg_tx_done(adapter))
231 goto rx_ring_summary;
232
233 dev_info(&adapter->pdev->dev, "TX Rings Dump\n");
234
235 /* Transmit Descriptor Formats - DEXT[29] is 0 (Legacy) or 1 (Extended)
236 *
237 * Legacy Transmit Descriptor
238 * +--------------------------------------------------------------+
239 * 0 | Buffer Address [63:0] (Reserved on Write Back) |
240 * +--------------------------------------------------------------+
241 * 8 | Special | CSS | Status | CMD | CSO | Length |
242 * +--------------------------------------------------------------+
243 * 63 48 47 36 35 32 31 24 23 16 15 0
244 *
245 * Extended Context Descriptor (DTYP=0x0) for TSO or checksum offload
246 * 63 48 47 40 39 32 31 16 15 8 7 0
247 * +----------------------------------------------------------------+
248 * 0 | TUCSE | TUCS0 | TUCSS | IPCSE | IPCS0 | IPCSS |
249 * +----------------------------------------------------------------+
250 * 8 | MSS | HDRLEN | RSV | STA | TUCMD | DTYP | PAYLEN |
251 * +----------------------------------------------------------------+
252 * 63 48 47 40 39 36 35 32 31 24 23 20 19 0
253 *
254 * Extended Data Descriptor (DTYP=0x1)
255 * +----------------------------------------------------------------+
256 * 0 | Buffer Address [63:0] |
257 * +----------------------------------------------------------------+
258 * 8 | VLAN tag | POPTS | Rsvd | Status | Command | DTYP | DTALEN |
259 * +----------------------------------------------------------------+
260 * 63 48 47 40 39 36 35 32 31 24 23 20 19 0
261 */
262 printk(KERN_INFO "Tl[desc] [address 63:0 ] [SpeCssSCmCsLen]"
263 " [bi->dma ] leng ntw timestamp bi->skb "
264 "<-- Legacy format\n");
265 printk(KERN_INFO "Tc[desc] [Ce CoCsIpceCoS] [MssHlRSCm0Plen]"
266 " [bi->dma ] leng ntw timestamp bi->skb "
267 "<-- Ext Context format\n");
268 printk(KERN_INFO "Td[desc] [address 63:0 ] [VlaPoRSCm1Dlen]"
269 " [bi->dma ] leng ntw timestamp bi->skb "
270 "<-- Ext Data format\n");
271 for (i = 0; tx_ring->desc && (i < tx_ring->count); i++) {
272 tx_desc = E1000_TX_DESC(*tx_ring, i);
273 buffer_info = &tx_ring->buffer_info[i];
274 u0 = (struct my_u0 *)tx_desc;
275 printk(KERN_INFO "T%c[0x%03X] %016llX %016llX %016llX "
276 "%04X %3X %016llX %p",
277 (!(le64_to_cpu(u0->b) & (1<<29)) ? 'l' :
278 ((le64_to_cpu(u0->b) & (1<<20)) ? 'd' : 'c')), i,
279 le64_to_cpu(u0->a), le64_to_cpu(u0->b),
280 (u64)buffer_info->dma, buffer_info->length,
281 buffer_info->next_to_watch, (u64)buffer_info->time_stamp,
282 buffer_info->skb);
283 if (i == tx_ring->next_to_use && i == tx_ring->next_to_clean)
284 printk(KERN_CONT " NTC/U\n");
285 else if (i == tx_ring->next_to_use)
286 printk(KERN_CONT " NTU\n");
287 else if (i == tx_ring->next_to_clean)
288 printk(KERN_CONT " NTC\n");
289 else
290 printk(KERN_CONT "\n");
291
292 if (netif_msg_pktdata(adapter) && buffer_info->dma != 0)
293 print_hex_dump(KERN_INFO, "", DUMP_PREFIX_ADDRESS,
294 16, 1, phys_to_virt(buffer_info->dma),
295 buffer_info->length, true);
296 }
297
298 /* Print RX Rings Summary */
299rx_ring_summary:
300 dev_info(&adapter->pdev->dev, "RX Rings Summary\n");
301 printk(KERN_INFO "Queue [NTU] [NTC]\n");
302 printk(KERN_INFO " %5d %5X %5X\n", 0,
303 rx_ring->next_to_use, rx_ring->next_to_clean);
304
305 /* Print RX Rings */
306 if (!netif_msg_rx_status(adapter))
307 goto exit;
308
309 dev_info(&adapter->pdev->dev, "RX Rings Dump\n");
310 switch (adapter->rx_ps_pages) {
311 case 1:
312 case 2:
313 case 3:
314 /* [Extended] Packet Split Receive Descriptor Format
315 *
316 * +-----------------------------------------------------+
317 * 0 | Buffer Address 0 [63:0] |
318 * +-----------------------------------------------------+
319 * 8 | Buffer Address 1 [63:0] |
320 * +-----------------------------------------------------+
321 * 16 | Buffer Address 2 [63:0] |
322 * +-----------------------------------------------------+
323 * 24 | Buffer Address 3 [63:0] |
324 * +-----------------------------------------------------+
325 */
326 printk(KERN_INFO "R [desc] [buffer 0 63:0 ] "
327 "[buffer 1 63:0 ] "
328 "[buffer 2 63:0 ] [buffer 3 63:0 ] [bi->dma ] "
329 "[bi->skb] <-- Ext Pkt Split format\n");
330 /* [Extended] Receive Descriptor (Write-Back) Format
331 *
332 * 63 48 47 32 31 13 12 8 7 4 3 0
333 * +------------------------------------------------------+
334 * 0 | Packet | IP | Rsvd | MRQ | Rsvd | MRQ RSS |
335 * | Checksum | Ident | | Queue | | Type |
336 * +------------------------------------------------------+
337 * 8 | VLAN Tag | Length | Extended Error | Extended Status |
338 * +------------------------------------------------------+
339 * 63 48 47 32 31 20 19 0
340 */
341 printk(KERN_INFO "RWB[desc] [ck ipid mrqhsh] "
342 "[vl l0 ee es] "
343 "[ l3 l2 l1 hs] [reserved ] ---------------- "
344 "[bi->skb] <-- Ext Rx Write-Back format\n");
345 for (i = 0; i < rx_ring->count; i++) {
346 buffer_info = &rx_ring->buffer_info[i];
347 rx_desc_ps = E1000_RX_DESC_PS(*rx_ring, i);
348 u1 = (struct my_u1 *)rx_desc_ps;
349 staterr =
350 le32_to_cpu(rx_desc_ps->wb.middle.status_error);
351 if (staterr & E1000_RXD_STAT_DD) {
352 /* Descriptor Done */
353 printk(KERN_INFO "RWB[0x%03X] %016llX "
354 "%016llX %016llX %016llX "
355 "---------------- %p", i,
356 le64_to_cpu(u1->a),
357 le64_to_cpu(u1->b),
358 le64_to_cpu(u1->c),
359 le64_to_cpu(u1->d),
360 buffer_info->skb);
361 } else {
362 printk(KERN_INFO "R [0x%03X] %016llX "
363 "%016llX %016llX %016llX %016llX %p", i,
364 le64_to_cpu(u1->a),
365 le64_to_cpu(u1->b),
366 le64_to_cpu(u1->c),
367 le64_to_cpu(u1->d),
368 (u64)buffer_info->dma,
369 buffer_info->skb);
370
371 if (netif_msg_pktdata(adapter))
372 print_hex_dump(KERN_INFO, "",
373 DUMP_PREFIX_ADDRESS, 16, 1,
374 phys_to_virt(buffer_info->dma),
375 adapter->rx_ps_bsize0, true);
376 }
377
378 if (i == rx_ring->next_to_use)
379 printk(KERN_CONT " NTU\n");
380 else if (i == rx_ring->next_to_clean)
381 printk(KERN_CONT " NTC\n");
382 else
383 printk(KERN_CONT "\n");
384 }
385 break;
386 default:
387 case 0:
388 /* Legacy Receive Descriptor Format
389 *
390 * +-----------------------------------------------------+
391 * | Buffer Address [63:0] |
392 * +-----------------------------------------------------+
393 * | VLAN Tag | Errors | Status 0 | Packet csum | Length |
394 * +-----------------------------------------------------+
395 * 63 48 47 40 39 32 31 16 15 0
396 */
397 printk(KERN_INFO "Rl[desc] [address 63:0 ] "
398 "[vl er S cks ln] [bi->dma ] [bi->skb] "
399 "<-- Legacy format\n");
400 for (i = 0; rx_ring->desc && (i < rx_ring->count); i++) {
401 rx_desc = E1000_RX_DESC(*rx_ring, i);
402 buffer_info = &rx_ring->buffer_info[i];
403 u0 = (struct my_u0 *)rx_desc;
404 printk(KERN_INFO "Rl[0x%03X] %016llX %016llX "
405 "%016llX %p",
406 i, le64_to_cpu(u0->a), le64_to_cpu(u0->b),
407 (u64)buffer_info->dma, buffer_info->skb);
408 if (i == rx_ring->next_to_use)
409 printk(KERN_CONT " NTU\n");
410 else if (i == rx_ring->next_to_clean)
411 printk(KERN_CONT " NTC\n");
412 else
413 printk(KERN_CONT "\n");
414
415 if (netif_msg_pktdata(adapter))
416 print_hex_dump(KERN_INFO, "",
417 DUMP_PREFIX_ADDRESS,
418 16, 1, phys_to_virt(buffer_info->dma),
419 adapter->rx_buffer_len, true);
420 }
421 }
422
423exit:
424 return;
425}
426
bc7f75fa
AK		 427/**
428 * e1000_desc_unused - calculate if we have unused descriptors
429 **/
430static int e1000_desc_unused(struct e1000_ring *ring)
431{
432 if (ring->next_to_clean > ring->next_to_use)
433 return ring->next_to_clean - ring->next_to_use - 1;
434
435 return ring->count + ring->next_to_clean - ring->next_to_use - 1;
436}
437
438/**
ad68076e 439 * e1000_receive_skb - helper function to handle Rx indications
bc7f75fa
AK		 440 * @adapter: board private structure
441 * @status: descriptor status field as written by hardware
442 * @vlan: descriptor vlan field as written by hardware (no le/be conversion)
443 * @skb: pointer to sk_buff to be indicated to stack
444 **/
445static void e1000_receive_skb(struct e1000_adapter *adapter,
446 struct net_device *netdev,
447 struct sk_buff *skb,
a39fe742 448 u8 status, __le16 vlan)
bc7f75fa
AK		 449{
450 skb->protocol = eth_type_trans(skb, netdev);
451
452 if (adapter->vlgrp && (status & E1000_RXD_STAT_VP))
c405b828
HX		 453 vlan_gro_receive(&adapter->napi, adapter->vlgrp,
454 le16_to_cpu(vlan), skb);
bc7f75fa 455 else
89c88b16 456 napi_gro_receive(&adapter->napi, skb);
bc7f75fa
AK		 457}
458
459/**
460 * e1000_rx_checksum - Receive Checksum Offload for 82543
461 * @adapter: board private structure
462 * @status_err: receive descriptor status and error fields
463 * @csum: receive descriptor csum field
464 * @sk_buff: socket buffer with received data
465 **/
466static void e1000_rx_checksum(struct e1000_adapter *adapter, u32 status_err,
467 u32 csum, struct sk_buff *skb)
468{
469 u16 status = (u16)status_err;
470 u8 errors = (u8)(status_err >> 24);
471 skb->ip_summed = CHECKSUM_NONE;
472
473 /* Ignore Checksum bit is set */
474 if (status & E1000_RXD_STAT_IXSM)
475 return;
476 /* TCP/UDP checksum error bit is set */
477 if (errors & E1000_RXD_ERR_TCPE) {
478 /* let the stack verify checksum errors */
479 adapter->hw_csum_err++;
480 return;
481 }
482
483 /* TCP/UDP Checksum has not been calculated */
484 if (!(status & (E1000_RXD_STAT_TCPCS | E1000_RXD_STAT_UDPCS)))
485 return;
486
487 /* It must be a TCP or UDP packet with a valid checksum */
488 if (status & E1000_RXD_STAT_TCPCS) {
489 /* TCP checksum is good */
490 skb->ip_summed = CHECKSUM_UNNECESSARY;
491 } else {
ad68076e
BA		 492 /*
493 * IP fragment with UDP payload
494 * Hardware complements the payload checksum, so we undo it
bc7f75fa
AK		 495 * and then put the value in host order for further stack use.
496 */
a39fe742
AV		 497 __sum16 sum = (__force __sum16)htons(csum);
498 skb->csum = csum_unfold(~sum);
bc7f75fa
AK		 499 skb->ip_summed = CHECKSUM_COMPLETE;
500 }
501 adapter->hw_csum_good++;
502}
503
504/**
505 * e1000_alloc_rx_buffers - Replace used receive buffers; legacy & extended
506 * @adapter: address of board private structure
507 **/
508static void e1000_alloc_rx_buffers(struct e1000_adapter *adapter,
509 int cleaned_count)
510{
511 struct net_device *netdev = adapter->netdev;
512 struct pci_dev *pdev = adapter->pdev;
513 struct e1000_ring *rx_ring = adapter->rx_ring;
514 struct e1000_rx_desc *rx_desc;
515 struct e1000_buffer *buffer_info;
516 struct sk_buff *skb;
517 unsigned int i;
89d71a66 518 unsigned int bufsz = adapter->rx_buffer_len;
bc7f75fa
AK		 519
520 i = rx_ring->next_to_use;
521 buffer_info = &rx_ring->buffer_info[i];
522
523 while (cleaned_count--) {
524 skb = buffer_info->skb;
525 if (skb) {
526 skb_trim(skb, 0);
527 goto map_skb;
528 }
529
89d71a66 530 skb = netdev_alloc_skb_ip_align(netdev, bufsz);
bc7f75fa
AK		 531 if (!skb) {
532 /* Better luck next round */
533 adapter->alloc_rx_buff_failed++;
534 break;
535 }
536
bc7f75fa
AK		 537 buffer_info->skb = skb;
538map_skb:
0be3f55f 539 buffer_info->dma = dma_map_single(&pdev->dev, skb->data,
bc7f75fa 540 adapter->rx_buffer_len,
0be3f55f
NN		 541 DMA_FROM_DEVICE);
542 if (dma_mapping_error(&pdev->dev, buffer_info->dma)) {
bc7f75fa
AK		 543 dev_err(&pdev->dev, "RX DMA map failed\n");
544 adapter->rx_dma_failed++;
545 break;
546 }
547
548 rx_desc = E1000_RX_DESC(*rx_ring, i);
549 rx_desc->buffer_addr = cpu_to_le64(buffer_info->dma);
550
50849d79
TH		 551 if (unlikely(!(i & (E1000_RX_BUFFER_WRITE - 1)))) {
552 /*
553 * Force memory writes to complete before letting h/w
554 * know there are new descriptors to fetch. (Only
555 * applicable for weak-ordered memory model archs,
556 * such as IA-64).
557 */
558 wmb();
559 writel(i, adapter->hw.hw_addr + rx_ring->tail);
560 }
bc7f75fa
AK		 561 i++;
562 if (i == rx_ring->count)
563 i = 0;
564 buffer_info = &rx_ring->buffer_info[i];
565 }
566
50849d79 567 rx_ring->next_to_use = i;
bc7f75fa
AK		 568}
569
570/**
571 * e1000_alloc_rx_buffers_ps - Replace used receive buffers; packet split
572 * @adapter: address of board private structure
573 **/
574static void e1000_alloc_rx_buffers_ps(struct e1000_adapter *adapter,
575 int cleaned_count)
576{
577 struct net_device *netdev = adapter->netdev;
578 struct pci_dev *pdev = adapter->pdev;
579 union e1000_rx_desc_packet_split *rx_desc;
580 struct e1000_ring *rx_ring = adapter->rx_ring;
581 struct e1000_buffer *buffer_info;
582 struct e1000_ps_page *ps_page;
583 struct sk_buff *skb;
584 unsigned int i, j;
585
586 i = rx_ring->next_to_use;
587 buffer_info = &rx_ring->buffer_info[i];
588
589 while (cleaned_count--) {
590 rx_desc = E1000_RX_DESC_PS(*rx_ring, i);
591
592 for (j = 0; j < PS_PAGE_BUFFERS; j++) {
47f44e40
AK		 593 ps_page = &buffer_info->ps_pages[j];
594 if (j >= adapter->rx_ps_pages) {
595 /* all unused desc entries get hw null ptr */
a39fe742 596 rx_desc->read.buffer_addr[j+1] = ~cpu_to_le64(0);
47f44e40
AK		 597 continue;
598 }
599 if (!ps_page->page) {
600 ps_page->page = alloc_page(GFP_ATOMIC);
bc7f75fa 601 if (!ps_page->page) {
47f44e40
AK		 602 adapter->alloc_rx_buff_failed++;
603 goto no_buffers;
604 }
0be3f55f
NN		 605 ps_page->dma = dma_map_page(&pdev->dev,
606 ps_page->page,
607 0, PAGE_SIZE,
608 DMA_FROM_DEVICE);
609 if (dma_mapping_error(&pdev->dev,
610 ps_page->dma)) {
47f44e40
AK		 611 dev_err(&adapter->pdev->dev,
612 "RX DMA page map failed\n");
613 adapter->rx_dma_failed++;
614 goto no_buffers;
bc7f75fa 615 }
bc7f75fa 616 }
47f44e40
AK		 617 /*
618 * Refresh the desc even if buffer_addrs
619 * didn't change because each write-back
620 * erases this info.
621 */
622 rx_desc->read.buffer_addr[j+1] =
623 cpu_to_le64(ps_page->dma);
bc7f75fa
AK		 624 }
625
89d71a66
ED		 626 skb = netdev_alloc_skb_ip_align(netdev,
627 adapter->rx_ps_bsize0);
bc7f75fa
AK		 628
629 if (!skb) {
630 adapter->alloc_rx_buff_failed++;
631 break;
632 }
633
bc7f75fa 634 buffer_info->skb = skb;
0be3f55f 635 buffer_info->dma = dma_map_single(&pdev->dev, skb->data,
bc7f75fa 636 adapter->rx_ps_bsize0,
0be3f55f
NN		 637 DMA_FROM_DEVICE);
638 if (dma_mapping_error(&pdev->dev, buffer_info->dma)) {
bc7f75fa
AK		 639 dev_err(&pdev->dev, "RX DMA map failed\n");
640 adapter->rx_dma_failed++;
641 /* cleanup skb */
642 dev_kfree_skb_any(skb);
643 buffer_info->skb = NULL;
644 break;
645 }
646
647 rx_desc->read.buffer_addr[0] = cpu_to_le64(buffer_info->dma);
648
50849d79
TH		 649 if (unlikely(!(i & (E1000_RX_BUFFER_WRITE - 1)))) {
650 /*
651 * Force memory writes to complete before letting h/w
652 * know there are new descriptors to fetch. (Only
653 * applicable for weak-ordered memory model archs,
654 * such as IA-64).
655 */
656 wmb();
657 writel(i<<1, adapter->hw.hw_addr + rx_ring->tail);
658 }
659
bc7f75fa
AK		 660 i++;
661 if (i == rx_ring->count)
662 i = 0;
663 buffer_info = &rx_ring->buffer_info[i];
664 }
665
666no_buffers:
50849d79 667 rx_ring->next_to_use = i;
bc7f75fa
AK		 668}
669
97ac8cae
BA		 670/**
671 * e1000_alloc_jumbo_rx_buffers - Replace used jumbo receive buffers
672 * @adapter: address of board private structure
97ac8cae
BA		 673 * @cleaned_count: number of buffers to allocate this pass
674 **/
675
676static void e1000_alloc_jumbo_rx_buffers(struct e1000_adapter *adapter,
677 int cleaned_count)
678{
679 struct net_device *netdev = adapter->netdev;
680 struct pci_dev *pdev = adapter->pdev;
681 struct e1000_rx_desc *rx_desc;
682 struct e1000_ring *rx_ring = adapter->rx_ring;
683 struct e1000_buffer *buffer_info;
684 struct sk_buff *skb;
685 unsigned int i;
89d71a66 686 unsigned int bufsz = 256 - 16 /* for skb_reserve */;
97ac8cae
BA		 687
688 i = rx_ring->next_to_use;
689 buffer_info = &rx_ring->buffer_info[i];
690
691 while (cleaned_count--) {
692 skb = buffer_info->skb;
693 if (skb) {
694 skb_trim(skb, 0);
695 goto check_page;
696 }
697
89d71a66 698 skb = netdev_alloc_skb_ip_align(netdev, bufsz);
97ac8cae
BA		 699 if (unlikely(!skb)) {
700 /* Better luck next round */
701 adapter->alloc_rx_buff_failed++;
702 break;
703 }
704
97ac8cae
BA		 705 buffer_info->skb = skb;
706check_page:
707 /* allocate a new page if necessary */
708 if (!buffer_info->page) {
709 buffer_info->page = alloc_page(GFP_ATOMIC);
710 if (unlikely(!buffer_info->page)) {
711 adapter->alloc_rx_buff_failed++;
712 break;
713 }
714 }
715
716 if (!buffer_info->dma)
0be3f55f 717 buffer_info->dma = dma_map_page(&pdev->dev,
97ac8cae
BA		 718 buffer_info->page, 0,
719 PAGE_SIZE,
0be3f55f 720 DMA_FROM_DEVICE);
97ac8cae
BA		 721
722 rx_desc = E1000_RX_DESC(*rx_ring, i);
723 rx_desc->buffer_addr = cpu_to_le64(buffer_info->dma);
724
725 if (unlikely(++i == rx_ring->count))
726 i = 0;
727 buffer_info = &rx_ring->buffer_info[i];
728 }
729
730 if (likely(rx_ring->next_to_use != i)) {
731 rx_ring->next_to_use = i;
732 if (unlikely(i-- == 0))
733 i = (rx_ring->count - 1);
734
735 /* Force memory writes to complete before letting h/w
736 * know there are new descriptors to fetch. (Only
737 * applicable for weak-ordered memory model archs,
738 * such as IA-64). */
739 wmb();
740 writel(i, adapter->hw.hw_addr + rx_ring->tail);
741 }
742}
743
bc7f75fa
AK		 744/**
745 * e1000_clean_rx_irq - Send received data up the network stack; legacy
746 * @adapter: board private structure
747 *
748 * the return value indicates whether actual cleaning was done, there
749 * is no guarantee that everything was cleaned
750 **/
751static bool e1000_clean_rx_irq(struct e1000_adapter *adapter,
752 int *work_done, int work_to_do)
753{
754 struct net_device *netdev = adapter->netdev;
755 struct pci_dev *pdev = adapter->pdev;
3bb99fe2 756 struct e1000_hw *hw = &adapter->hw;
bc7f75fa
AK		 757 struct e1000_ring *rx_ring = adapter->rx_ring;
758 struct e1000_rx_desc *rx_desc, *next_rxd;
759 struct e1000_buffer *buffer_info, *next_buffer;
760 u32 length;
761 unsigned int i;
762 int cleaned_count = 0;
763 bool cleaned = 0;
764 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
765
766 i = rx_ring->next_to_clean;
767 rx_desc = E1000_RX_DESC(*rx_ring, i);
768 buffer_info = &rx_ring->buffer_info[i];
769
770 while (rx_desc->status & E1000_RXD_STAT_DD) {
771 struct sk_buff *skb;
772 u8 status;
773
774 if (*work_done >= work_to_do)
775 break;
776 (*work_done)++;
777
778 status = rx_desc->status;
779 skb = buffer_info->skb;
780 buffer_info->skb = NULL;
781
782 prefetch(skb->data - NET_IP_ALIGN);
783
784 i++;
785 if (i == rx_ring->count)
786 i = 0;
787 next_rxd = E1000_RX_DESC(*rx_ring, i);
788 prefetch(next_rxd);
789
790 next_buffer = &rx_ring->buffer_info[i];
791
792 cleaned = 1;
793 cleaned_count++;
0be3f55f 794 dma_unmap_single(&pdev->dev,
bc7f75fa
AK		 795 buffer_info->dma,
796 adapter->rx_buffer_len,
0be3f55f 797 DMA_FROM_DEVICE);
bc7f75fa
AK		 798 buffer_info->dma = 0;
799
800 length = le16_to_cpu(rx_desc->length);
801
b94b5028
JB		 802 /*
803 * !EOP means multiple descriptors were used to store a single
804 * packet, if that's the case we need to toss it. In fact, we
805 * need to toss every packet with the EOP bit clear and the
806 * next frame that _does_ have the EOP bit set, as it is by
807 * definition only a frame fragment
808 */
809 if (unlikely(!(status & E1000_RXD_STAT_EOP)))
810 adapter->flags2 |= FLAG2_IS_DISCARDING;
811
812 if (adapter->flags2 & FLAG2_IS_DISCARDING) {
bc7f75fa 813 /* All receives must fit into a single buffer */
3bb99fe2 814 e_dbg("Receive packet consumed multiple buffers\n");
bc7f75fa
AK		 815 /* recycle */
816 buffer_info->skb = skb;
b94b5028
JB		 817 if (status & E1000_RXD_STAT_EOP)
818 adapter->flags2 &= ~FLAG2_IS_DISCARDING;
bc7f75fa
AK		 819 goto next_desc;
820 }
821
822 if (rx_desc->errors & E1000_RXD_ERR_FRAME_ERR_MASK) {
823 /* recycle */
824 buffer_info->skb = skb;
825 goto next_desc;
826 }
827
eb7c3adb
JK		 828 /* adjust length to remove Ethernet CRC */
829 if (!(adapter->flags2 & FLAG2_CRC_STRIPPING))
830 length -= 4;
831
bc7f75fa
AK		 832 total_rx_bytes += length;
833 total_rx_packets++;
834
ad68076e
BA		 835 /*
836 * code added for copybreak, this should improve
bc7f75fa 837 * performance for small packets with large amounts
ad68076e
BA		 838 * of reassembly being done in the stack
839 */
bc7f75fa
AK		 840 if (length < copybreak) {
841 struct sk_buff *new_skb =
89d71a66 842 netdev_alloc_skb_ip_align(netdev, length);
bc7f75fa 843 if (new_skb) {
808ff676
BA		 844 skb_copy_to_linear_data_offset(new_skb,
845 -NET_IP_ALIGN,
846 (skb->data -
847 NET_IP_ALIGN),
848 (length +
849 NET_IP_ALIGN));
bc7f75fa
AK		 850 /* save the skb in buffer_info as good */
851 buffer_info->skb = skb;
852 skb = new_skb;
853 }
854 /* else just continue with the old one */
855 }
856 /* end copybreak code */
857 skb_put(skb, length);
858
859 /* Receive Checksum Offload */
860 e1000_rx_checksum(adapter,
861 (u32)(status) |
862 ((u32)(rx_desc->errors) << 24),
863 le16_to_cpu(rx_desc->csum), skb);
864
865 e1000_receive_skb(adapter, netdev, skb,status,rx_desc->special);
866
867next_desc:
868 rx_desc->status = 0;
869
870 /* return some buffers to hardware, one at a time is too slow */
871 if (cleaned_count >= E1000_RX_BUFFER_WRITE) {
872 adapter->alloc_rx_buf(adapter, cleaned_count);
873 cleaned_count = 0;
874 }
875
876 /* use prefetched values */
877 rx_desc = next_rxd;
878 buffer_info = next_buffer;
879 }
880 rx_ring->next_to_clean = i;
881
882 cleaned_count = e1000_desc_unused(rx_ring);
883 if (cleaned_count)
884 adapter->alloc_rx_buf(adapter, cleaned_count);
885
bc7f75fa 886 adapter->total_rx_bytes += total_rx_bytes;
7c25769f 887 adapter->total_rx_packets += total_rx_packets;
7274c20f
AK		 888 netdev->stats.rx_bytes += total_rx_bytes;
889 netdev->stats.rx_packets += total_rx_packets;
bc7f75fa
AK		 890 return cleaned;
891}
892
bc7f75fa
AK		 893static void e1000_put_txbuf(struct e1000_adapter *adapter,
894 struct e1000_buffer *buffer_info)
895{
03b1320d
AD		 896 if (buffer_info->dma) {
897 if (buffer_info->mapped_as_page)
0be3f55f
NN		 898 dma_unmap_page(&adapter->pdev->dev, buffer_info->dma,
899 buffer_info->length, DMA_TO_DEVICE);
03b1320d 900 else
0be3f55f
NN		 901 dma_unmap_single(&adapter->pdev->dev, buffer_info->dma,
902 buffer_info->length, DMA_TO_DEVICE);
03b1320d
AD		 903 buffer_info->dma = 0;
904 }
bc7f75fa
AK		 905 if (buffer_info->skb) {
906 dev_kfree_skb_any(buffer_info->skb);
907 buffer_info->skb = NULL;
908 }
1b7719c4 909 buffer_info->time_stamp = 0;
bc7f75fa
AK		 910}
911
41cec6f1 912static void e1000_print_hw_hang(struct work_struct *work)
bc7f75fa 913{
41cec6f1
BA		 914 struct e1000_adapter *adapter = container_of(work,
915 struct e1000_adapter,
916 print_hang_task);
bc7f75fa
AK		 917 struct e1000_ring *tx_ring = adapter->tx_ring;
918 unsigned int i = tx_ring->next_to_clean;
919 unsigned int eop = tx_ring->buffer_info[i].next_to_watch;
920 struct e1000_tx_desc *eop_desc = E1000_TX_DESC(*tx_ring, eop);
41cec6f1
BA		 921 struct e1000_hw *hw = &adapter->hw;
922 u16 phy_status, phy_1000t_status, phy_ext_status;
923 u16 pci_status;
924
925 e1e_rphy(hw, PHY_STATUS, &phy_status);
926 e1e_rphy(hw, PHY_1000T_STATUS, &phy_1000t_status);
927 e1e_rphy(hw, PHY_EXT_STATUS, &phy_ext_status);
bc7f75fa 928
41cec6f1
BA		 929 pci_read_config_word(adapter->pdev, PCI_STATUS, &pci_status);
930
931 /* detected Hardware unit hang */
932 e_err("Detected Hardware Unit Hang:\n"
44defeb3
JK		 933 " TDH <%x>\n"
934 " TDT <%x>\n"
935 " next_to_use <%x>\n"
936 " next_to_clean <%x>\n"
937 "buffer_info[next_to_clean]:\n"
938 " time_stamp <%lx>\n"
939 " next_to_watch <%x>\n"
940 " jiffies <%lx>\n"
41cec6f1
BA		 941 " next_to_watch.status <%x>\n"
942 "MAC Status <%x>\n"
943 "PHY Status <%x>\n"
944 "PHY 1000BASE-T Status <%x>\n"
945 "PHY Extended Status <%x>\n"
946 "PCI Status <%x>\n",
44defeb3
JK		 947 readl(adapter->hw.hw_addr + tx_ring->head),
948 readl(adapter->hw.hw_addr + tx_ring->tail),
949 tx_ring->next_to_use,
950 tx_ring->next_to_clean,
951 tx_ring->buffer_info[eop].time_stamp,
952 eop,
953 jiffies,
41cec6f1
BA		 954 eop_desc->upper.fields.status,
955 er32(STATUS),
956 phy_status,
957 phy_1000t_status,
958 phy_ext_status,
959 pci_status);
bc7f75fa
AK		 960}
961
962/**
963 * e1000_clean_tx_irq - Reclaim resources after transmit completes
964 * @adapter: board private structure
965 *
966 * the return value indicates whether actual cleaning was done, there
967 * is no guarantee that everything was cleaned
968 **/
969static bool e1000_clean_tx_irq(struct e1000_adapter *adapter)
970{
971 struct net_device *netdev = adapter->netdev;
972 struct e1000_hw *hw = &adapter->hw;
973 struct e1000_ring *tx_ring = adapter->tx_ring;
974 struct e1000_tx_desc *tx_desc, *eop_desc;
975 struct e1000_buffer *buffer_info;
976 unsigned int i, eop;
977 unsigned int count = 0;
bc7f75fa
AK		 978 unsigned int total_tx_bytes = 0, total_tx_packets = 0;
979
980 i = tx_ring->next_to_clean;
981 eop = tx_ring->buffer_info[i].next_to_watch;
982 eop_desc = E1000_TX_DESC(*tx_ring, eop);
983
12d04a3c
AD		 984 while ((eop_desc->upper.data & cpu_to_le32(E1000_TXD_STAT_DD)) &&
985 (count < tx_ring->count)) {
a86043c2
JB		 986 bool cleaned = false;
987 for (; !cleaned; count++) {
bc7f75fa
AK		 988 tx_desc = E1000_TX_DESC(*tx_ring, i);
989 buffer_info = &tx_ring->buffer_info[i];
990 cleaned = (i == eop);
991
992 if (cleaned) {
9ed318d5
TH		 993 total_tx_packets += buffer_info->segs;
994 total_tx_bytes += buffer_info->bytecount;
bc7f75fa
AK		 995 }
996
997 e1000_put_txbuf(adapter, buffer_info);
998 tx_desc->upper.data = 0;
999
1000 i++;
1001 if (i == tx_ring->count)
1002 i = 0;
1003 }
1004
dac87619
TL		 1005 if (i == tx_ring->next_to_use)
1006 break;
bc7f75fa
AK		 1007 eop = tx_ring->buffer_info[i].next_to_watch;
1008 eop_desc = E1000_TX_DESC(*tx_ring, eop);
bc7f75fa
AK		 1009 }
1010
1011 tx_ring->next_to_clean = i;
1012
1013#define TX_WAKE_THRESHOLD 32
a86043c2
JB		 1014 if (count && netif_carrier_ok(netdev) &&
1015 e1000_desc_unused(tx_ring) >= TX_WAKE_THRESHOLD) {
bc7f75fa
AK		 1016 /* Make sure that anybody stopping the queue after this
1017 * sees the new next_to_clean.
1018 */
1019 smp_mb();
1020
1021 if (netif_queue_stopped(netdev) &&
1022 !(test_bit(__E1000_DOWN, &adapter->state))) {
1023 netif_wake_queue(netdev);
1024 ++adapter->restart_queue;
1025 }
1026 }
1027
1028 if (adapter->detect_tx_hung) {
41cec6f1
BA		 1029 /*
1030 * Detect a transmit hang in hardware, this serializes the
1031 * check with the clearing of time_stamp and movement of i
1032 */
bc7f75fa 1033 adapter->detect_tx_hung = 0;
12d04a3c
AD		 1034 if (tx_ring->buffer_info[i].time_stamp &&
1035 time_after(jiffies, tx_ring->buffer_info[i].time_stamp
8e95a202
JP		 1036 + (adapter->tx_timeout_factor * HZ)) &&
1037 !(er32(STATUS) & E1000_STATUS_TXOFF)) {
41cec6f1 1038 schedule_work(&adapter->print_hang_task);
bc7f75fa
AK		 1039 netif_stop_queue(netdev);
1040 }
1041 }
1042 adapter->total_tx_bytes += total_tx_bytes;
1043 adapter->total_tx_packets += total_tx_packets;
7274c20f
AK		 1044 netdev->stats.tx_bytes += total_tx_bytes;
1045 netdev->stats.tx_packets += total_tx_packets;
12d04a3c 1046 return (count < tx_ring->count);
bc7f75fa
AK		 1047}
1048
bc7f75fa
AK		 1049/**
1050 * e1000_clean_rx_irq_ps - Send received data up the network stack; packet split
1051 * @adapter: board private structure
1052 *
1053 * the return value indicates whether actual cleaning was done, there
1054 * is no guarantee that everything was cleaned
1055 **/
1056static bool e1000_clean_rx_irq_ps(struct e1000_adapter *adapter,
1057 int *work_done, int work_to_do)
1058{
3bb99fe2 1059 struct e1000_hw *hw = &adapter->hw;
bc7f75fa
AK		 1060 union e1000_rx_desc_packet_split *rx_desc, *next_rxd;
1061 struct net_device *netdev = adapter->netdev;
1062 struct pci_dev *pdev = adapter->pdev;
1063 struct e1000_ring *rx_ring = adapter->rx_ring;
1064 struct e1000_buffer *buffer_info, *next_buffer;
1065 struct e1000_ps_page *ps_page;
1066 struct sk_buff *skb;
1067 unsigned int i, j;
1068 u32 length, staterr;
1069 int cleaned_count = 0;
1070 bool cleaned = 0;
1071 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
1072
1073 i = rx_ring->next_to_clean;
1074 rx_desc = E1000_RX_DESC_PS(*rx_ring, i);
1075 staterr = le32_to_cpu(rx_desc->wb.middle.status_error);
1076 buffer_info = &rx_ring->buffer_info[i];
1077
1078 while (staterr & E1000_RXD_STAT_DD) {
1079 if (*work_done >= work_to_do)
1080 break;
1081 (*work_done)++;
1082 skb = buffer_info->skb;
1083
1084 /* in the packet split case this is header only */
1085 prefetch(skb->data - NET_IP_ALIGN);
1086
1087 i++;
1088 if (i == rx_ring->count)
1089 i = 0;
1090 next_rxd = E1000_RX_DESC_PS(*rx_ring, i);
1091 prefetch(next_rxd);
1092
1093 next_buffer = &rx_ring->buffer_info[i];
1094
1095 cleaned = 1;
1096 cleaned_count++;
0be3f55f 1097 dma_unmap_single(&pdev->dev, buffer_info->dma,
bc7f75fa 1098 adapter->rx_ps_bsize0,
0be3f55f 1099 DMA_FROM_DEVICE);
bc7f75fa
AK		 1100 buffer_info->dma = 0;
1101
b94b5028
JB		 1102 /* see !EOP comment in other rx routine */
1103 if (!(staterr & E1000_RXD_STAT_EOP))
1104 adapter->flags2 |= FLAG2_IS_DISCARDING;
1105
1106 if (adapter->flags2 & FLAG2_IS_DISCARDING) {
3bb99fe2
BA		 1107 e_dbg("Packet Split buffers didn't pick up the full "
1108 "packet\n");
bc7f75fa 1109 dev_kfree_skb_irq(skb);
b94b5028
JB		 1110 if (staterr & E1000_RXD_STAT_EOP)
1111 adapter->flags2 &= ~FLAG2_IS_DISCARDING;
bc7f75fa
AK		 1112 goto next_desc;
1113 }
1114
1115 if (staterr & E1000_RXDEXT_ERR_FRAME_ERR_MASK) {
1116 dev_kfree_skb_irq(skb);
1117 goto next_desc;
1118 }
1119
1120 length = le16_to_cpu(rx_desc->wb.middle.length0);
1121
1122 if (!length) {
3bb99fe2
BA		 1123 e_dbg("Last part of the packet spanning multiple "
1124 "descriptors\n");
bc7f75fa
AK		 1125 dev_kfree_skb_irq(skb);
1126 goto next_desc;
1127 }
1128
1129 /* Good Receive */
1130 skb_put(skb, length);
1131
1132 {
ad68076e
BA		 1133 /*
1134 * this looks ugly, but it seems compiler issues make it
1135 * more efficient than reusing j
1136 */
bc7f75fa
AK		 1137 int l1 = le16_to_cpu(rx_desc->wb.upper.length[0]);
1138
ad68076e
BA		 1139 /*
1140 * page alloc/put takes too long and effects small packet
1141 * throughput, so unsplit small packets and save the alloc/put
1142 * only valid in softirq (napi) context to call kmap_*
1143 */
bc7f75fa
AK		 1144 if (l1 && (l1 <= copybreak) &&
1145 ((length + l1) <= adapter->rx_ps_bsize0)) {
1146 u8 *vaddr;
1147
47f44e40 1148 ps_page = &buffer_info->ps_pages[0];
bc7f75fa 1149
ad68076e
BA		 1150 /*
1151 * there is no documentation about how to call
bc7f75fa 1152 * kmap_atomic, so we can't hold the mapping
ad68076e
BA		 1153 * very long
1154 */
0be3f55f
NN		 1155 dma_sync_single_for_cpu(&pdev->dev, ps_page->dma,
1156 PAGE_SIZE, DMA_FROM_DEVICE);
bc7f75fa
AK		 1157 vaddr = kmap_atomic(ps_page->page, KM_SKB_DATA_SOFTIRQ);
1158 memcpy(skb_tail_pointer(skb), vaddr, l1);
1159 kunmap_atomic(vaddr, KM_SKB_DATA_SOFTIRQ);
0be3f55f
NN		 1160 dma_sync_single_for_device(&pdev->dev, ps_page->dma,
1161 PAGE_SIZE, DMA_FROM_DEVICE);
140a7480 1162
eb7c3adb
JK		 1163 /* remove the CRC */
1164 if (!(adapter->flags2 & FLAG2_CRC_STRIPPING))
1165 l1 -= 4;
1166
bc7f75fa
AK		 1167 skb_put(skb, l1);
1168 goto copydone;
1169 } /* if */
1170 }
1171
1172 for (j = 0; j < PS_PAGE_BUFFERS; j++) {
1173 length = le16_to_cpu(rx_desc->wb.upper.length[j]);
1174 if (!length)
1175 break;
1176
47f44e40 1177 ps_page = &buffer_info->ps_pages[j];
0be3f55f
NN		 1178 dma_unmap_page(&pdev->dev, ps_page->dma, PAGE_SIZE,
1179 DMA_FROM_DEVICE);
bc7f75fa
AK		 1180 ps_page->dma = 0;
1181 skb_fill_page_desc(skb, j, ps_page->page, 0, length);
1182 ps_page->page = NULL;
1183 skb->len += length;
1184 skb->data_len += length;
1185 skb->truesize += length;
1186 }
1187
eb7c3adb
JK		 1188 /* strip the ethernet crc, problem is we're using pages now so
1189 * this whole operation can get a little cpu intensive
1190 */
1191 if (!(adapter->flags2 & FLAG2_CRC_STRIPPING))
1192 pskb_trim(skb, skb->len - 4);
1193
bc7f75fa
AK		 1194copydone:
1195 total_rx_bytes += skb->len;
1196 total_rx_packets++;
1197
1198 e1000_rx_checksum(adapter, staterr, le16_to_cpu(
1199 rx_desc->wb.lower.hi_dword.csum_ip.csum), skb);
1200
1201 if (rx_desc->wb.upper.header_status &
1202 cpu_to_le16(E1000_RXDPS_HDRSTAT_HDRSP))
1203 adapter->rx_hdr_split++;
1204
1205 e1000_receive_skb(adapter, netdev, skb,
1206 staterr, rx_desc->wb.middle.vlan);
1207
1208next_desc:
1209 rx_desc->wb.middle.status_error &= cpu_to_le32(~0xFF);
1210 buffer_info->skb = NULL;
1211
1212 /* return some buffers to hardware, one at a time is too slow */
1213 if (cleaned_count >= E1000_RX_BUFFER_WRITE) {
1214 adapter->alloc_rx_buf(adapter, cleaned_count);
1215 cleaned_count = 0;
1216 }
1217
1218 /* use prefetched values */
1219 rx_desc = next_rxd;
1220 buffer_info = next_buffer;
1221
1222 staterr = le32_to_cpu(rx_desc->wb.middle.status_error);
1223 }
1224 rx_ring->next_to_clean = i;
1225
1226 cleaned_count = e1000_desc_unused(rx_ring);
1227 if (cleaned_count)
1228 adapter->alloc_rx_buf(adapter, cleaned_count);
1229
bc7f75fa 1230 adapter->total_rx_bytes += total_rx_bytes;
7c25769f 1231 adapter->total_rx_packets += total_rx_packets;
7274c20f
AK		 1232 netdev->stats.rx_bytes += total_rx_bytes;
1233 netdev->stats.rx_packets += total_rx_packets;
bc7f75fa
AK		 1234 return cleaned;
1235}
1236
97ac8cae
BA		 1237/**
1238 * e1000_consume_page - helper function
1239 **/
1240static void e1000_consume_page(struct e1000_buffer *bi, struct sk_buff *skb,
1241 u16 length)
1242{
1243 bi->page = NULL;
1244 skb->len += length;
1245 skb->data_len += length;
1246 skb->truesize += length;
1247}
1248
1249/**
1250 * e1000_clean_jumbo_rx_irq - Send received data up the network stack; legacy
1251 * @adapter: board private structure
1252 *
1253 * the return value indicates whether actual cleaning was done, there
1254 * is no guarantee that everything was cleaned
1255 **/
1256
1257static bool e1000_clean_jumbo_rx_irq(struct e1000_adapter *adapter,
1258 int *work_done, int work_to_do)
1259{
1260 struct net_device *netdev = adapter->netdev;
1261 struct pci_dev *pdev = adapter->pdev;
1262 struct e1000_ring *rx_ring = adapter->rx_ring;
1263 struct e1000_rx_desc *rx_desc, *next_rxd;
1264 struct e1000_buffer *buffer_info, *next_buffer;
1265 u32 length;
1266 unsigned int i;
1267 int cleaned_count = 0;
1268 bool cleaned = false;
1269 unsigned int total_rx_bytes=0, total_rx_packets=0;
1270
1271 i = rx_ring->next_to_clean;
1272 rx_desc = E1000_RX_DESC(*rx_ring, i);
1273 buffer_info = &rx_ring->buffer_info[i];
1274
1275 while (rx_desc->status & E1000_RXD_STAT_DD) {
1276 struct sk_buff *skb;
1277 u8 status;
1278
1279 if (*work_done >= work_to_do)
1280 break;
1281 (*work_done)++;
1282
1283 status = rx_desc->status;
1284 skb = buffer_info->skb;
1285 buffer_info->skb = NULL;
1286
1287 ++i;
1288 if (i == rx_ring->count)
1289 i = 0;
1290 next_rxd = E1000_RX_DESC(*rx_ring, i);
1291 prefetch(next_rxd);
1292
1293 next_buffer = &rx_ring->buffer_info[i];
1294
1295 cleaned = true;
1296 cleaned_count++;
0be3f55f
NN		 1297 dma_unmap_page(&pdev->dev, buffer_info->dma, PAGE_SIZE,
1298 DMA_FROM_DEVICE);
97ac8cae
BA		 1299 buffer_info->dma = 0;
1300
1301 length = le16_to_cpu(rx_desc->length);
1302
1303 /* errors is only valid for DD + EOP descriptors */
1304 if (unlikely((status & E1000_RXD_STAT_EOP) &&
1305 (rx_desc->errors & E1000_RXD_ERR_FRAME_ERR_MASK))) {
1306 /* recycle both page and skb */
1307 buffer_info->skb = skb;
1308 /* an error means any chain goes out the window
1309 * too */
1310 if (rx_ring->rx_skb_top)
1311 dev_kfree_skb(rx_ring->rx_skb_top);
1312 rx_ring->rx_skb_top = NULL;
1313 goto next_desc;
1314 }
1315
1316#define rxtop rx_ring->rx_skb_top
1317 if (!(status & E1000_RXD_STAT_EOP)) {
1318 /* this descriptor is only the beginning (or middle) */
1319 if (!rxtop) {
1320 /* this is the beginning of a chain */
1321 rxtop = skb;
1322 skb_fill_page_desc(rxtop, 0, buffer_info->page,
1323 0, length);
1324 } else {
1325 /* this is the middle of a chain */
1326 skb_fill_page_desc(rxtop,
1327 skb_shinfo(rxtop)->nr_frags,
1328 buffer_info->page, 0, length);
1329 /* re-use the skb, only consumed the page */
1330 buffer_info->skb = skb;
1331 }
1332 e1000_consume_page(buffer_info, rxtop, length);
1333 goto next_desc;
1334 } else {
1335 if (rxtop) {
1336 /* end of the chain */
1337 skb_fill_page_desc(rxtop,
1338 skb_shinfo(rxtop)->nr_frags,
1339 buffer_info->page, 0, length);
1340 /* re-use the current skb, we only consumed the
1341 * page */
1342 buffer_info->skb = skb;
1343 skb = rxtop;
1344 rxtop = NULL;
1345 e1000_consume_page(buffer_info, skb, length);
1346 } else {
1347 /* no chain, got EOP, this buf is the packet
1348 * copybreak to save the put_page/alloc_page */
1349 if (length <= copybreak &&
1350 skb_tailroom(skb) >= length) {
1351 u8 *vaddr;
1352 vaddr = kmap_atomic(buffer_info->page,
1353 KM_SKB_DATA_SOFTIRQ);
1354 memcpy(skb_tail_pointer(skb), vaddr,
1355 length);
1356 kunmap_atomic(vaddr,
1357 KM_SKB_DATA_SOFTIRQ);
1358 /* re-use the page, so don't erase
1359 * buffer_info->page */
1360 skb_put(skb, length);
1361 } else {
1362 skb_fill_page_desc(skb, 0,
1363 buffer_info->page, 0,
1364 length);
1365 e1000_consume_page(buffer_info, skb,
1366 length);
1367 }
1368 }
1369 }
1370
1371 /* Receive Checksum Offload XXX recompute due to CRC strip? */
1372 e1000_rx_checksum(adapter,
1373 (u32)(status) |
1374 ((u32)(rx_desc->errors) << 24),
1375 le16_to_cpu(rx_desc->csum), skb);
1376
1377 /* probably a little skewed due to removing CRC */
1378 total_rx_bytes += skb->len;
1379 total_rx_packets++;
1380
1381 /* eth type trans needs skb->data to point to something */
1382 if (!pskb_may_pull(skb, ETH_HLEN)) {
44defeb3 1383 e_err("pskb_may_pull failed.\n");
97ac8cae
BA		 1384 dev_kfree_skb(skb);
1385 goto next_desc;
1386 }
1387
1388 e1000_receive_skb(adapter, netdev, skb, status,
1389 rx_desc->special);
1390
1391next_desc:
1392 rx_desc->status = 0;
1393
1394 /* return some buffers to hardware, one at a time is too slow */
1395 if (unlikely(cleaned_count >= E1000_RX_BUFFER_WRITE)) {
1396 adapter->alloc_rx_buf(adapter, cleaned_count);
1397 cleaned_count = 0;
1398 }
1399
1400 /* use prefetched values */
1401 rx_desc = next_rxd;
1402 buffer_info = next_buffer;
1403 }
1404 rx_ring->next_to_clean = i;
1405
1406 cleaned_count = e1000_desc_unused(rx_ring);
1407 if (cleaned_count)
1408 adapter->alloc_rx_buf(adapter, cleaned_count);
1409
1410 adapter->total_rx_bytes += total_rx_bytes;
1411 adapter->total_rx_packets += total_rx_packets;
7274c20f
AK		 1412 netdev->stats.rx_bytes += total_rx_bytes;
1413 netdev->stats.rx_packets += total_rx_packets;
97ac8cae
BA		 1414 return cleaned;
1415}
1416
bc7f75fa
AK		 1417/**
1418 * e1000_clean_rx_ring - Free Rx Buffers per Queue
1419 * @adapter: board private structure
1420 **/
1421static void e1000_clean_rx_ring(struct e1000_adapter *adapter)
1422{
1423 struct e1000_ring *rx_ring = adapter->rx_ring;
1424 struct e1000_buffer *buffer_info;
1425 struct e1000_ps_page *ps_page;
1426 struct pci_dev *pdev = adapter->pdev;
bc7f75fa
AK		 1427 unsigned int i, j;
1428
1429 /* Free all the Rx ring sk_buffs */
1430 for (i = 0; i < rx_ring->count; i++) {
1431 buffer_info = &rx_ring->buffer_info[i];
1432 if (buffer_info->dma) {
1433 if (adapter->clean_rx == e1000_clean_rx_irq)
0be3f55f 1434 dma_unmap_single(&pdev->dev, buffer_info->dma,
bc7f75fa 1435 adapter->rx_buffer_len,
0be3f55f 1436 DMA_FROM_DEVICE);
97ac8cae 1437 else if (adapter->clean_rx == e1000_clean_jumbo_rx_irq)
0be3f55f 1438 dma_unmap_page(&pdev->dev, buffer_info->dma,
97ac8cae 1439 PAGE_SIZE,
0be3f55f 1440 DMA_FROM_DEVICE);
bc7f75fa 1441 else if (adapter->clean_rx == e1000_clean_rx_irq_ps)
0be3f55f 1442 dma_unmap_single(&pdev->dev, buffer_info->dma,
bc7f75fa 1443 adapter->rx_ps_bsize0,
0be3f55f 1444 DMA_FROM_DEVICE);
bc7f75fa
AK		 1445 buffer_info->dma = 0;
1446 }
1447
97ac8cae
BA		 1448 if (buffer_info->page) {
1449 put_page(buffer_info->page);
1450 buffer_info->page = NULL;
1451 }
1452
bc7f75fa
AK		 1453 if (buffer_info->skb) {
1454 dev_kfree_skb(buffer_info->skb);
1455 buffer_info->skb = NULL;
1456 }
1457
1458 for (j = 0; j < PS_PAGE_BUFFERS; j++) {
47f44e40 1459 ps_page = &buffer_info->ps_pages[j];
bc7f75fa
AK		 1460 if (!ps_page->page)
1461 break;
0be3f55f
NN		 1462 dma_unmap_page(&pdev->dev, ps_page->dma, PAGE_SIZE,
1463 DMA_FROM_DEVICE);
bc7f75fa
AK		 1464 ps_page->dma = 0;
1465 put_page(ps_page->page);
1466 ps_page->page = NULL;
1467 }
1468 }
1469
1470 /* there also may be some cached data from a chained receive */
1471 if (rx_ring->rx_skb_top) {
1472 dev_kfree_skb(rx_ring->rx_skb_top);
1473 rx_ring->rx_skb_top = NULL;
1474 }
1475
bc7f75fa
AK		 1476 /* Zero out the descriptor ring */
1477 memset(rx_ring->desc, 0, rx_ring->size);
1478
1479 rx_ring->next_to_clean = 0;
1480 rx_ring->next_to_use = 0;
b94b5028 1481 adapter->flags2 &= ~FLAG2_IS_DISCARDING;
bc7f75fa
AK		 1482
1483 writel(0, adapter->hw.hw_addr + rx_ring->head);
1484 writel(0, adapter->hw.hw_addr + rx_ring->tail);
1485}
1486
a8f88ff5
JB		 1487static void e1000e_downshift_workaround(struct work_struct *work)
1488{
1489 struct e1000_adapter *adapter = container_of(work,
1490 struct e1000_adapter, downshift_task);
1491
1492 e1000e_gig_downshift_workaround_ich8lan(&adapter->hw);
1493}
1494
bc7f75fa
AK		 1495/**
1496 * e1000_intr_msi - Interrupt Handler
1497 * @irq: interrupt number
1498 * @data: pointer to a network interface device structure
1499 **/
1500static irqreturn_t e1000_intr_msi(int irq, void *data)
1501{
1502 struct net_device *netdev = data;
1503 struct e1000_adapter *adapter = netdev_priv(netdev);
1504 struct e1000_hw *hw = &adapter->hw;
1505 u32 icr = er32(ICR);
1506
ad68076e
BA		 1507 /*
1508 * read ICR disables interrupts using IAM
1509 */
bc7f75fa 1510
573cca8c 1511 if (icr & E1000_ICR_LSC) {
bc7f75fa 1512 hw->mac.get_link_status = 1;
ad68076e
BA		 1513 /*
1514 * ICH8 workaround-- Call gig speed drop workaround on cable
1515 * disconnect (LSC) before accessing any PHY registers
1516 */
bc7f75fa
AK		 1517 if ((adapter->flags & FLAG_LSC_GIG_SPEED_DROP) &&
1518 (!(er32(STATUS) & E1000_STATUS_LU)))
a8f88ff5 1519 schedule_work(&adapter->downshift_task);
bc7f75fa 1520
ad68076e
BA		 1521 /*
1522 * 80003ES2LAN workaround-- For packet buffer work-around on
bc7f75fa 1523 * link down event; disable receives here in the ISR and reset
ad68076e
BA		 1524 * adapter in watchdog
1525 */
bc7f75fa
AK		 1526 if (netif_carrier_ok(netdev) &&
1527 adapter->flags & FLAG_RX_NEEDS_RESTART) {
1528 /* disable receives */
1529 u32 rctl = er32(RCTL);
1530 ew32(RCTL, rctl & ~E1000_RCTL_EN);
318a94d6 1531 adapter->flags |= FLAG_RX_RESTART_NOW;
bc7f75fa
AK		 1532 }
1533 /* guard against interrupt when we're going down */
1534 if (!test_bit(__E1000_DOWN, &adapter->state))
1535 mod_timer(&adapter->watchdog_timer, jiffies + 1);
1536 }
1537
288379f0 1538 if (napi_schedule_prep(&adapter->napi)) {
bc7f75fa
AK		 1539 adapter->total_tx_bytes = 0;
1540 adapter->total_tx_packets = 0;
1541 adapter->total_rx_bytes = 0;
1542 adapter->total_rx_packets = 0;
288379f0 1543 __napi_schedule(&adapter->napi);
bc7f75fa
AK		 1544 }
1545
1546 return IRQ_HANDLED;
1547}
1548
1549/**
1550 * e1000_intr - Interrupt Handler
1551 * @irq: interrupt number
1552 * @data: pointer to a network interface device structure
1553 **/
1554static irqreturn_t e1000_intr(int irq, void *data)
1555{
1556 struct net_device *netdev = data;
1557 struct e1000_adapter *adapter = netdev_priv(netdev);
1558 struct e1000_hw *hw = &adapter->hw;
bc7f75fa 1559 u32 rctl, icr = er32(ICR);
4662e82b 1560
a68ea775 1561 if (!icr || test_bit(__E1000_DOWN, &adapter->state))
bc7f75fa
AK		 1562 return IRQ_NONE; /* Not our interrupt */
1563
ad68076e
BA		 1564 /*
1565 * IMS will not auto-mask if INT_ASSERTED is not set, and if it is
1566 * not set, then the adapter didn't send an interrupt
1567 */
bc7f75fa
AK		 1568 if (!(icr & E1000_ICR_INT_ASSERTED))
1569 return IRQ_NONE;
1570
ad68076e
BA		 1571 /*
1572 * Interrupt Auto-Mask...upon reading ICR,
1573 * interrupts are masked. No need for the
1574 * IMC write
1575 */
bc7f75fa 1576
573cca8c 1577 if (icr & E1000_ICR_LSC) {
bc7f75fa 1578 hw->mac.get_link_status = 1;
ad68076e
BA		 1579 /*
1580 * ICH8 workaround-- Call gig speed drop workaround on cable
1581 * disconnect (LSC) before accessing any PHY registers
1582 */
bc7f75fa
AK		 1583 if ((adapter->flags & FLAG_LSC_GIG_SPEED_DROP) &&
1584 (!(er32(STATUS) & E1000_STATUS_LU)))
a8f88ff5 1585 schedule_work(&adapter->downshift_task);
bc7f75fa 1586
ad68076e
BA		 1587 /*
1588 * 80003ES2LAN workaround--
bc7f75fa
AK		 1589 * For packet buffer work-around on link down event;
1590 * disable receives here in the ISR and
1591 * reset adapter in watchdog
1592 */
1593 if (netif_carrier_ok(netdev) &&
1594 (adapter->flags & FLAG_RX_NEEDS_RESTART)) {
1595 /* disable receives */
1596 rctl = er32(RCTL);
1597 ew32(RCTL, rctl & ~E1000_RCTL_EN);
318a94d6 1598 adapter->flags |= FLAG_RX_RESTART_NOW;
bc7f75fa
AK		 1599 }
1600 /* guard against interrupt when we're going down */
1601 if (!test_bit(__E1000_DOWN, &adapter->state))
1602 mod_timer(&adapter->watchdog_timer, jiffies + 1);
1603 }
1604
288379f0 1605 if (napi_schedule_prep(&adapter->napi)) {
bc7f75fa
AK		 1606 adapter->total_tx_bytes = 0;
1607 adapter->total_tx_packets = 0;
1608 adapter->total_rx_bytes = 0;
1609 adapter->total_rx_packets = 0;
288379f0 1610 __napi_schedule(&adapter->napi);
bc7f75fa
AK		 1611 }
1612
1613 return IRQ_HANDLED;
1614}
1615
4662e82b
BA		 1616static irqreturn_t e1000_msix_other(int irq, void *data)
1617{
1618 struct net_device *netdev = data;
1619 struct e1000_adapter *adapter = netdev_priv(netdev);
1620 struct e1000_hw *hw = &adapter->hw;
1621 u32 icr = er32(ICR);
1622
1623 if (!(icr & E1000_ICR_INT_ASSERTED)) {
a3c69fef
JB		 1624 if (!test_bit(__E1000_DOWN, &adapter->state))
1625 ew32(IMS, E1000_IMS_OTHER);
4662e82b
BA		 1626 return IRQ_NONE;
1627 }
1628
1629 if (icr & adapter->eiac_mask)
1630 ew32(ICS, (icr & adapter->eiac_mask));
1631
1632 if (icr & E1000_ICR_OTHER) {
1633 if (!(icr & E1000_ICR_LSC))
1634 goto no_link_interrupt;
1635 hw->mac.get_link_status = 1;
1636 /* guard against interrupt when we're going down */
1637 if (!test_bit(__E1000_DOWN, &adapter->state))
1638 mod_timer(&adapter->watchdog_timer, jiffies + 1);
1639 }
1640
1641no_link_interrupt:
a3c69fef
JB		 1642 if (!test_bit(__E1000_DOWN, &adapter->state))
1643 ew32(IMS, E1000_IMS_LSC | E1000_IMS_OTHER);
4662e82b
BA		 1644
1645 return IRQ_HANDLED;
1646}
1647
1648
1649static irqreturn_t e1000_intr_msix_tx(int irq, void *data)
1650{
1651 struct net_device *netdev = data;
1652 struct e1000_adapter *adapter = netdev_priv(netdev);
1653 struct e1000_hw *hw = &adapter->hw;
1654 struct e1000_ring *tx_ring = adapter->tx_ring;
1655
1656
1657 adapter->total_tx_bytes = 0;
1658 adapter->total_tx_packets = 0;
1659
1660 if (!e1000_clean_tx_irq(adapter))
1661 /* Ring was not completely cleaned, so fire another interrupt */
1662 ew32(ICS, tx_ring->ims_val);
1663
1664 return IRQ_HANDLED;
1665}
1666
1667static irqreturn_t e1000_intr_msix_rx(int irq, void *data)
1668{
1669 struct net_device *netdev = data;
1670 struct e1000_adapter *adapter = netdev_priv(netdev);
1671
1672 /* Write the ITR value calculated at the end of the
1673 * previous interrupt.
1674 */
1675 if (adapter->rx_ring->set_itr) {
1676 writel(1000000000 / (adapter->rx_ring->itr_val * 256),
1677 adapter->hw.hw_addr + adapter->rx_ring->itr_register);
1678 adapter->rx_ring->set_itr = 0;
1679 }
1680
288379f0 1681 if (napi_schedule_prep(&adapter->napi)) {
4662e82b
BA		 1682 adapter->total_rx_bytes = 0;
1683 adapter->total_rx_packets = 0;
288379f0 1684 __napi_schedule(&adapter->napi);
4662e82b
BA		 1685 }
1686 return IRQ_HANDLED;
1687}
1688
1689/**
1690 * e1000_configure_msix - Configure MSI-X hardware
1691 *
1692 * e1000_configure_msix sets up the hardware to properly
1693 * generate MSI-X interrupts.
1694 **/
1695static void e1000_configure_msix(struct e1000_adapter *adapter)
1696{
1697 struct e1000_hw *hw = &adapter->hw;
1698 struct e1000_ring *rx_ring = adapter->rx_ring;
1699 struct e1000_ring *tx_ring = adapter->tx_ring;
1700 int vector = 0;
1701 u32 ctrl_ext, ivar = 0;
1702
1703 adapter->eiac_mask = 0;
1704
1705 /* Workaround issue with spurious interrupts on 82574 in MSI-X mode */
1706 if (hw->mac.type == e1000_82574) {
1707 u32 rfctl = er32(RFCTL);
1708 rfctl |= E1000_RFCTL_ACK_DIS;
1709 ew32(RFCTL, rfctl);
1710 }
1711
1712#define E1000_IVAR_INT_ALLOC_VALID 0x8
1713 /* Configure Rx vector */
1714 rx_ring->ims_val = E1000_IMS_RXQ0;
1715 adapter->eiac_mask |= rx_ring->ims_val;
1716 if (rx_ring->itr_val)
1717 writel(1000000000 / (rx_ring->itr_val * 256),
1718 hw->hw_addr + rx_ring->itr_register);
1719 else
1720 writel(1, hw->hw_addr + rx_ring->itr_register);
1721 ivar = E1000_IVAR_INT_ALLOC_VALID | vector;
1722
1723 /* Configure Tx vector */
1724 tx_ring->ims_val = E1000_IMS_TXQ0;
1725 vector++;
1726 if (tx_ring->itr_val)
1727 writel(1000000000 / (tx_ring->itr_val * 256),
1728 hw->hw_addr + tx_ring->itr_register);
1729 else
1730 writel(1, hw->hw_addr + tx_ring->itr_register);
1731 adapter->eiac_mask |= tx_ring->ims_val;
1732 ivar |= ((E1000_IVAR_INT_ALLOC_VALID | vector) << 8);
1733
1734 /* set vector for Other Causes, e.g. link changes */
1735 vector++;
1736 ivar |= ((E1000_IVAR_INT_ALLOC_VALID | vector) << 16);
1737 if (rx_ring->itr_val)
1738 writel(1000000000 / (rx_ring->itr_val * 256),
1739 hw->hw_addr + E1000_EITR_82574(vector));
1740 else
1741 writel(1, hw->hw_addr + E1000_EITR_82574(vector));
1742
1743 /* Cause Tx interrupts on every write back */
1744 ivar |= (1 << 31);
1745
1746 ew32(IVAR, ivar);
1747
1748 /* enable MSI-X PBA support */
1749 ctrl_ext = er32(CTRL_EXT);
1750 ctrl_ext |= E1000_CTRL_EXT_PBA_CLR;
1751
1752 /* Auto-Mask Other interrupts upon ICR read */
1753#define E1000_EIAC_MASK_82574 0x01F00000
1754 ew32(IAM, ~E1000_EIAC_MASK_82574 | E1000_IMS_OTHER);
1755 ctrl_ext |= E1000_CTRL_EXT_EIAME;
1756 ew32(CTRL_EXT, ctrl_ext);
1757 e1e_flush();
1758}
1759
1760void e1000e_reset_interrupt_capability(struct e1000_adapter *adapter)
1761{
1762 if (adapter->msix_entries) {
1763 pci_disable_msix(adapter->pdev);
1764 kfree(adapter->msix_entries);
1765 adapter->msix_entries = NULL;
1766 } else if (adapter->flags & FLAG_MSI_ENABLED) {
1767 pci_disable_msi(adapter->pdev);
1768 adapter->flags &= ~FLAG_MSI_ENABLED;
1769 }
1770
1771 return;
1772}
1773
1774/**
1775 * e1000e_set_interrupt_capability - set MSI or MSI-X if supported
1776 *
1777 * Attempt to configure interrupts using the best available
1778 * capabilities of the hardware and kernel.
1779 **/
1780void e1000e_set_interrupt_capability(struct e1000_adapter *adapter)
1781{
1782 int err;
1783 int numvecs, i;
1784
1785
1786 switch (adapter->int_mode) {
1787 case E1000E_INT_MODE_MSIX:
1788 if (adapter->flags & FLAG_HAS_MSIX) {
1789 numvecs = 3; /* RxQ0, TxQ0 and other */
1790 adapter->msix_entries = kcalloc(numvecs,
1791 sizeof(struct msix_entry),
1792 GFP_KERNEL);
1793 if (adapter->msix_entries) {
1794 for (i = 0; i < numvecs; i++)
1795 adapter->msix_entries[i].entry = i;
1796
1797 err = pci_enable_msix(adapter->pdev,
1798 adapter->msix_entries,
1799 numvecs);
1800 if (err == 0)
1801 return;
1802 }
1803 /* MSI-X failed, so fall through and try MSI */
1804 e_err("Failed to initialize MSI-X interrupts. "
1805 "Falling back to MSI interrupts.\n");
1806 e1000e_reset_interrupt_capability(adapter);
1807 }
1808 adapter->int_mode = E1000E_INT_MODE_MSI;
1809 /* Fall through */
1810 case E1000E_INT_MODE_MSI:
1811 if (!pci_enable_msi(adapter->pdev)) {
1812 adapter->flags |= FLAG_MSI_ENABLED;
1813 } else {
1814 adapter->int_mode = E1000E_INT_MODE_LEGACY;
1815 e_err("Failed to initialize MSI interrupts. Falling "
1816 "back to legacy interrupts.\n");
1817 }
1818 /* Fall through */
1819 case E1000E_INT_MODE_LEGACY:
1820 /* Don't do anything; this is the system default */
1821 break;
1822 }
1823
1824 return;
1825}
1826
1827/**
1828 * e1000_request_msix - Initialize MSI-X interrupts
1829 *
1830 * e1000_request_msix allocates MSI-X vectors and requests interrupts from the
1831 * kernel.
1832 **/
1833static int e1000_request_msix(struct e1000_adapter *adapter)
1834{
1835 struct net_device *netdev = adapter->netdev;
1836 int err = 0, vector = 0;
1837
1838 if (strlen(netdev->name) < (IFNAMSIZ - 5))
cb7b48f6 1839 sprintf(adapter->rx_ring->name, "%s-rx-0", netdev->name);
4662e82b
BA		 1840 else
1841 memcpy(adapter->rx_ring->name, netdev->name, IFNAMSIZ);
1842 err = request_irq(adapter->msix_entries[vector].vector,
a0607fd3 1843 e1000_intr_msix_rx, 0, adapter->rx_ring->name,
4662e82b
BA		 1844 netdev);
1845 if (err)
1846 goto out;
1847 adapter->rx_ring->itr_register = E1000_EITR_82574(vector);
1848 adapter->rx_ring->itr_val = adapter->itr;
1849 vector++;
1850
1851 if (strlen(netdev->name) < (IFNAMSIZ - 5))
cb7b48f6 1852 sprintf(adapter->tx_ring->name, "%s-tx-0", netdev->name);
4662e82b
BA		 1853 else
1854 memcpy(adapter->tx_ring->name, netdev->name, IFNAMSIZ);
1855 err = request_irq(adapter->msix_entries[vector].vector,
a0607fd3 1856 e1000_intr_msix_tx, 0, adapter->tx_ring->name,
4662e82b
BA		 1857 netdev);
1858 if (err)
1859 goto out;
1860 adapter->tx_ring->itr_register = E1000_EITR_82574(vector);
1861 adapter->tx_ring->itr_val = adapter->itr;
1862 vector++;
1863
1864 err = request_irq(adapter->msix_entries[vector].vector,
a0607fd3 1865 e1000_msix_other, 0, netdev->name, netdev);
4662e82b
BA		 1866 if (err)
1867 goto out;
1868
1869 e1000_configure_msix(adapter);
1870 return 0;
1871out:
1872 return err;
1873}
1874
f8d59f78
BA		 1875/**
1876 * e1000_request_irq - initialize interrupts
1877 *
1878 * Attempts to configure interrupts using the best available
1879 * capabilities of the hardware and kernel.
1880 **/
bc7f75fa
AK		 1881static int e1000_request_irq(struct e1000_adapter *adapter)
1882{
1883 struct net_device *netdev = adapter->netdev;
bc7f75fa
AK		 1884 int err;
1885
4662e82b
BA		 1886 if (adapter->msix_entries) {
1887 err = e1000_request_msix(adapter);
1888 if (!err)
1889 return err;
1890 /* fall back to MSI */
1891 e1000e_reset_interrupt_capability(adapter);
1892 adapter->int_mode = E1000E_INT_MODE_MSI;
1893 e1000e_set_interrupt_capability(adapter);
bc7f75fa 1894 }
4662e82b 1895 if (adapter->flags & FLAG_MSI_ENABLED) {
a0607fd3 1896 err = request_irq(adapter->pdev->irq, e1000_intr_msi, 0,
4662e82b
BA		 1897 netdev->name, netdev);
1898 if (!err)
1899 return err;
bc7f75fa 1900
4662e82b
BA		 1901 /* fall back to legacy interrupt */
1902 e1000e_reset_interrupt_capability(adapter);
1903 adapter->int_mode = E1000E_INT_MODE_LEGACY;
bc7f75fa
AK		 1904 }
1905
a0607fd3 1906 err = request_irq(adapter->pdev->irq, e1000_intr, IRQF_SHARED,
4662e82b
BA		 1907 netdev->name, netdev);
1908 if (err)
1909 e_err("Unable to allocate interrupt, Error: %d\n", err);
1910
bc7f75fa
AK		 1911 return err;
1912}
1913
1914static void e1000_free_irq(struct e1000_adapter *adapter)
1915{
1916 struct net_device *netdev = adapter->netdev;
1917
4662e82b
BA		 1918 if (adapter->msix_entries) {
1919 int vector = 0;
1920
1921 free_irq(adapter->msix_entries[vector].vector, netdev);
1922 vector++;
1923
1924 free_irq(adapter->msix_entries[vector].vector, netdev);
1925 vector++;
1926
1927 /* Other Causes interrupt vector */
1928 free_irq(adapter->msix_entries[vector].vector, netdev);
1929 return;
bc7f75fa 1930 }
4662e82b
BA		 1931
1932 free_irq(adapter->pdev->irq, netdev);
bc7f75fa
AK		 1933}
1934
1935/**
1936 * e1000_irq_disable - Mask off interrupt generation on the NIC
1937 **/
1938static void e1000_irq_disable(struct e1000_adapter *adapter)
1939{
1940 struct e1000_hw *hw = &adapter->hw;
1941
bc7f75fa 1942 ew32(IMC, ~0);
4662e82b
BA		 1943 if (adapter->msix_entries)
1944 ew32(EIAC_82574, 0);
bc7f75fa
AK		 1945 e1e_flush();
1946 synchronize_irq(adapter->pdev->irq);
1947}
1948
1949/**
1950 * e1000_irq_enable - Enable default interrupt generation settings
1951 **/
1952static void e1000_irq_enable(struct e1000_adapter *adapter)
1953{
1954 struct e1000_hw *hw = &adapter->hw;
1955
4662e82b
BA		 1956 if (adapter->msix_entries) {
1957 ew32(EIAC_82574, adapter->eiac_mask & E1000_EIAC_MASK_82574);
1958 ew32(IMS, adapter->eiac_mask | E1000_IMS_OTHER | E1000_IMS_LSC);
1959 } else {
1960 ew32(IMS, IMS_ENABLE_MASK);
1961 }
74ef9c39 1962 e1e_flush();
bc7f75fa
AK		 1963}
1964
1965/**
1966 * e1000_get_hw_control - get control of the h/w from f/w
1967 * @adapter: address of board private structure
1968 *
489815ce 1969 * e1000_get_hw_control sets {CTRL_EXT|SWSM}:DRV_LOAD bit.
bc7f75fa
AK		 1970 * For ASF and Pass Through versions of f/w this means that
1971 * the driver is loaded. For AMT version (only with 82573)
1972 * of the f/w this means that the network i/f is open.
1973 **/
1974static void e1000_get_hw_control(struct e1000_adapter *adapter)
1975{
1976 struct e1000_hw *hw = &adapter->hw;
1977 u32 ctrl_ext;
1978 u32 swsm;
1979
1980 /* Let firmware know the driver has taken over */
1981 if (adapter->flags & FLAG_HAS_SWSM_ON_LOAD) {
1982 swsm = er32(SWSM);
1983 ew32(SWSM, swsm | E1000_SWSM_DRV_LOAD);
1984 } else if (adapter->flags & FLAG_HAS_CTRLEXT_ON_LOAD) {
1985 ctrl_ext = er32(CTRL_EXT);
ad68076e 1986 ew32(CTRL_EXT, ctrl_ext | E1000_CTRL_EXT_DRV_LOAD);
bc7f75fa
AK		 1987 }
1988}
1989
1990/**
1991 * e1000_release_hw_control - release control of the h/w to f/w
1992 * @adapter: address of board private structure
1993 *
489815ce 1994 * e1000_release_hw_control resets {CTRL_EXT|SWSM}:DRV_LOAD bit.
bc7f75fa
AK		 1995 * For ASF and Pass Through versions of f/w this means that the
1996 * driver is no longer loaded. For AMT version (only with 82573) i
1997 * of the f/w this means that the network i/f is closed.
1998 *
1999 **/
2000static void e1000_release_hw_control(struct e1000_adapter *adapter)
2001{
2002 struct e1000_hw *hw = &adapter->hw;
2003 u32 ctrl_ext;
2004 u32 swsm;
2005
2006 /* Let firmware taken over control of h/w */
2007 if (adapter->flags & FLAG_HAS_SWSM_ON_LOAD) {
2008 swsm = er32(SWSM);
2009 ew32(SWSM, swsm & ~E1000_SWSM_DRV_LOAD);
2010 } else if (adapter->flags & FLAG_HAS_CTRLEXT_ON_LOAD) {
2011 ctrl_ext = er32(CTRL_EXT);
ad68076e 2012 ew32(CTRL_EXT, ctrl_ext & ~E1000_CTRL_EXT_DRV_LOAD);
bc7f75fa
AK		 2013 }
2014}
2015
bc7f75fa
AK		 2016/**
2017 * @e1000_alloc_ring - allocate memory for a ring structure
2018 **/
2019static int e1000_alloc_ring_dma(struct e1000_adapter *adapter,
2020 struct e1000_ring *ring)
2021{
2022 struct pci_dev *pdev = adapter->pdev;
2023
2024 ring->desc = dma_alloc_coherent(&pdev->dev, ring->size, &ring->dma,
2025 GFP_KERNEL);
2026 if (!ring->desc)
2027 return -ENOMEM;
2028
2029 return 0;
2030}
2031
2032/**
2033 * e1000e_setup_tx_resources - allocate Tx resources (Descriptors)
2034 * @adapter: board private structure
2035 *
2036 * Return 0 on success, negative on failure
2037 **/
2038int e1000e_setup_tx_resources(struct e1000_adapter *adapter)
2039{
2040 struct e1000_ring *tx_ring = adapter->tx_ring;
2041 int err = -ENOMEM, size;
2042
2043 size = sizeof(struct e1000_buffer) * tx_ring->count;
2044 tx_ring->buffer_info = vmalloc(size);
2045 if (!tx_ring->buffer_info)
2046 goto err;
2047 memset(tx_ring->buffer_info, 0, size);
2048
2049 /* round up to nearest 4K */
2050 tx_ring->size = tx_ring->count * sizeof(struct e1000_tx_desc);
2051 tx_ring->size = ALIGN(tx_ring->size, 4096);
2052
2053 err = e1000_alloc_ring_dma(adapter, tx_ring);
2054 if (err)
2055 goto err;
2056
2057 tx_ring->next_to_use = 0;
2058 tx_ring->next_to_clean = 0;
bc7f75fa
AK		 2059
2060 return 0;
2061err:
2062 vfree(tx_ring->buffer_info);
44defeb3 2063 e_err("Unable to allocate memory for the transmit descriptor ring\n");
bc7f75fa
AK		 2064 return err;
2065}
2066
2067/**
2068 * e1000e_setup_rx_resources - allocate Rx resources (Descriptors)
2069 * @adapter: board private structure
2070 *
2071 * Returns 0 on success, negative on failure
2072 **/
2073int e1000e_setup_rx_resources(struct e1000_adapter *adapter)
2074{
2075 struct e1000_ring *rx_ring = adapter->rx_ring;
47f44e40
AK		 2076 struct e1000_buffer *buffer_info;
2077 int i, size, desc_len, err = -ENOMEM;
bc7f75fa
AK		 2078
2079 size = sizeof(struct e1000_buffer) * rx_ring->count;
2080 rx_ring->buffer_info = vmalloc(size);
2081 if (!rx_ring->buffer_info)
2082 goto err;
2083 memset(rx_ring->buffer_info, 0, size);
2084
47f44e40
AK		 2085 for (i = 0; i < rx_ring->count; i++) {
2086 buffer_info = &rx_ring->buffer_info[i];
2087 buffer_info->ps_pages = kcalloc(PS_PAGE_BUFFERS,
2088 sizeof(struct e1000_ps_page),
2089 GFP_KERNEL);
2090 if (!buffer_info->ps_pages)
2091 goto err_pages;
2092 }
bc7f75fa
AK		 2093
2094 desc_len = sizeof(union e1000_rx_desc_packet_split);
2095
2096 /* Round up to nearest 4K */
2097 rx_ring->size = rx_ring->count * desc_len;
2098 rx_ring->size = ALIGN(rx_ring->size, 4096);
2099
2100 err = e1000_alloc_ring_dma(adapter, rx_ring);
2101 if (err)
47f44e40 2102 goto err_pages;
bc7f75fa
AK		 2103
2104 rx_ring->next_to_clean = 0;
2105 rx_ring->next_to_use = 0;
2106 rx_ring->rx_skb_top = NULL;
2107
2108 return 0;
47f44e40
AK		 2109
2110err_pages:
2111 for (i = 0; i < rx_ring->count; i++) {
2112 buffer_info = &rx_ring->buffer_info[i];
2113 kfree(buffer_info->ps_pages);
2114 }
bc7f75fa
AK		 2115err:
2116 vfree(rx_ring->buffer_info);
44defeb3 2117 e_err("Unable to allocate memory for the transmit descriptor ring\n");
bc7f75fa
AK		 2118 return err;
2119}
2120
2121/**
2122 * e1000_clean_tx_ring - Free Tx Buffers
2123 * @adapter: board private structure
2124 **/
2125static void e1000_clean_tx_ring(struct e1000_adapter *adapter)
2126{
2127 struct e1000_ring *tx_ring = adapter->tx_ring;
2128 struct e1000_buffer *buffer_info;
2129 unsigned long size;
2130 unsigned int i;
2131
2132 for (i = 0; i < tx_ring->count; i++) {
2133 buffer_info = &tx_ring->buffer_info[i];
2134 e1000_put_txbuf(adapter, buffer_info);
2135 }
2136
2137 size = sizeof(struct e1000_buffer) * tx_ring->count;
2138 memset(tx_ring->buffer_info, 0, size);
2139
2140 memset(tx_ring->desc, 0, tx_ring->size);
2141
2142 tx_ring->next_to_use = 0;
2143 tx_ring->next_to_clean = 0;
2144
2145 writel(0, adapter->hw.hw_addr + tx_ring->head);
2146 writel(0, adapter->hw.hw_addr + tx_ring->tail);
2147}
2148
2149/**
2150 * e1000e_free_tx_resources - Free Tx Resources per Queue
2151 * @adapter: board private structure
2152 *
2153 * Free all transmit software resources
2154 **/
2155void e1000e_free_tx_resources(struct e1000_adapter *adapter)
2156{
2157 struct pci_dev *pdev = adapter->pdev;
2158 struct e1000_ring *tx_ring = adapter->tx_ring;
2159
2160 e1000_clean_tx_ring(adapter);
2161
2162 vfree(tx_ring->buffer_info);
2163 tx_ring->buffer_info = NULL;
2164
2165 dma_free_coherent(&pdev->dev, tx_ring->size, tx_ring->desc,
2166 tx_ring->dma);
2167 tx_ring->desc = NULL;
2168}
2169
2170/**
2171 * e1000e_free_rx_resources - Free Rx Resources
2172 * @adapter: board private structure
2173 *
2174 * Free all receive software resources
2175 **/
2176
2177void e1000e_free_rx_resources(struct e1000_adapter *adapter)
2178{
2179 struct pci_dev *pdev = adapter->pdev;
2180 struct e1000_ring *rx_ring = adapter->rx_ring;
47f44e40 2181 int i;
bc7f75fa
AK		 2182
2183 e1000_clean_rx_ring(adapter);
2184
47f44e40
AK		 2185 for (i = 0; i < rx_ring->count; i++) {
2186 kfree(rx_ring->buffer_info[i].ps_pages);
2187 }
2188
bc7f75fa
AK		 2189 vfree(rx_ring->buffer_info);
2190 rx_ring->buffer_info = NULL;
2191
bc7f75fa
AK		 2192 dma_free_coherent(&pdev->dev, rx_ring->size, rx_ring->desc,
2193 rx_ring->dma);
2194 rx_ring->desc = NULL;
2195}
2196
2197/**
2198 * e1000_update_itr - update the dynamic ITR value based on statistics
489815ce
AK		 2199 * @adapter: pointer to adapter
2200 * @itr_setting: current adapter->itr
2201 * @packets: the number of packets during this measurement interval
2202 * @bytes: the number of bytes during this measurement interval
2203 *
bc7f75fa
AK		 2204 * Stores a new ITR value based on packets and byte
2205 * counts during the last interrupt. The advantage of per interrupt
2206 * computation is faster updates and more accurate ITR for the current
2207 * traffic pattern. Constants in this function were computed
2208 * based on theoretical maximum wire speed and thresholds were set based
2209 * on testing data as well as attempting to minimize response time
4662e82b
BA		 2210 * while increasing bulk throughput. This functionality is controlled
2211 * by the InterruptThrottleRate module parameter.
bc7f75fa
AK		 2212 **/
2213static unsigned int e1000_update_itr(struct e1000_adapter *adapter,
2214 u16 itr_setting, int packets,
2215 int bytes)
2216{
2217 unsigned int retval = itr_setting;
2218
2219 if (packets == 0)
2220 goto update_itr_done;
2221
2222 switch (itr_setting) {
2223 case lowest_latency:
2224 /* handle TSO and jumbo frames */
2225 if (bytes/packets > 8000)
2226 retval = bulk_latency;
2227 else if ((packets < 5) && (bytes > 512)) {
2228 retval = low_latency;
2229 }
2230 break;
2231 case low_latency: /* 50 usec aka 20000 ints/s */
2232 if (bytes > 10000) {
2233 /* this if handles the TSO accounting */
2234 if (bytes/packets > 8000) {
2235 retval = bulk_latency;
2236 } else if ((packets < 10) || ((bytes/packets) > 1200)) {
2237 retval = bulk_latency;
2238 } else if ((packets > 35)) {
2239 retval = lowest_latency;
2240 }
2241 } else if (bytes/packets > 2000) {
2242 retval = bulk_latency;
2243 } else if (packets <= 2 && bytes < 512) {
2244 retval = lowest_latency;
2245 }
2246 break;
2247 case bulk_latency: /* 250 usec aka 4000 ints/s */
2248 if (bytes > 25000) {
2249 if (packets > 35) {
2250 retval = low_latency;
2251 }
2252 } else if (bytes < 6000) {
2253 retval = low_latency;
2254 }
2255 break;
2256 }
2257
2258update_itr_done:
2259 return retval;
2260}
2261
2262static void e1000_set_itr(struct e1000_adapter *adapter)
2263{
2264 struct e1000_hw *hw = &adapter->hw;
2265 u16 current_itr;
2266 u32 new_itr = adapter->itr;
2267
2268 /* for non-gigabit speeds, just fix the interrupt rate at 4000 */
2269 if (adapter->link_speed != SPEED_1000) {
2270 current_itr = 0;
2271 new_itr = 4000;
2272 goto set_itr_now;
2273 }
2274
2275 adapter->tx_itr = e1000_update_itr(adapter,
2276 adapter->tx_itr,
2277 adapter->total_tx_packets,
2278 adapter->total_tx_bytes);
2279 /* conservative mode (itr 3) eliminates the lowest_latency setting */
2280 if (adapter->itr_setting == 3 && adapter->tx_itr == lowest_latency)
2281 adapter->tx_itr = low_latency;
2282
2283 adapter->rx_itr = e1000_update_itr(adapter,
2284 adapter->rx_itr,
2285 adapter->total_rx_packets,
2286 adapter->total_rx_bytes);
2287 /* conservative mode (itr 3) eliminates the lowest_latency setting */
2288 if (adapter->itr_setting == 3 && adapter->rx_itr == lowest_latency)
2289 adapter->rx_itr = low_latency;
2290
2291 current_itr = max(adapter->rx_itr, adapter->tx_itr);
2292
2293 switch (current_itr) {
2294 /* counts and packets in update_itr are dependent on these numbers */
2295 case lowest_latency:
2296 new_itr = 70000;
2297 break;
2298 case low_latency:
2299 new_itr = 20000; /* aka hwitr = ~200 */
2300 break;
2301 case bulk_latency:
2302 new_itr = 4000;
2303 break;
2304 default:
2305 break;
2306 }
2307
2308set_itr_now:
2309 if (new_itr != adapter->itr) {
ad68076e
BA		 2310 /*
2311 * this attempts to bias the interrupt rate towards Bulk
bc7f75fa 2312 * by adding intermediate steps when interrupt rate is
ad68076e
BA		 2313 * increasing
2314 */
bc7f75fa
AK		 2315 new_itr = new_itr > adapter->itr ?
2316 min(adapter->itr + (new_itr >> 2), new_itr) :
2317 new_itr;
2318 adapter->itr = new_itr;
4662e82b
BA		 2319 adapter->rx_ring->itr_val = new_itr;
2320 if (adapter->msix_entries)
2321 adapter->rx_ring->set_itr = 1;
2322 else
2323 ew32(ITR, 1000000000 / (new_itr * 256));
bc7f75fa
AK		 2324 }
2325}
2326
4662e82b
BA		 2327/**
2328 * e1000_alloc_queues - Allocate memory for all rings
2329 * @adapter: board private structure to initialize
2330 **/
2331static int __devinit e1000_alloc_queues(struct e1000_adapter *adapter)
2332{
2333 adapter->tx_ring = kzalloc(sizeof(struct e1000_ring), GFP_KERNEL);
2334 if (!adapter->tx_ring)
2335 goto err;
2336
2337 adapter->rx_ring = kzalloc(sizeof(struct e1000_ring), GFP_KERNEL);
2338 if (!adapter->rx_ring)
2339 goto err;
2340
2341 return 0;
2342err:
2343 e_err("Unable to allocate memory for queues\n");
2344 kfree(adapter->rx_ring);
2345 kfree(adapter->tx_ring);
2346 return -ENOMEM;
2347}
2348
bc7f75fa
AK		 2349/**
2350 * e1000_clean - NAPI Rx polling callback
ad68076e 2351 * @napi: struct associated with this polling callback
489815ce 2352 * @budget: amount of packets driver is allowed to process this poll
bc7f75fa
AK		 2353 **/
2354static int e1000_clean(struct napi_struct *napi, int budget)
2355{
2356 struct e1000_adapter *adapter = container_of(napi, struct e1000_adapter, napi);
4662e82b 2357 struct e1000_hw *hw = &adapter->hw;
bc7f75fa 2358 struct net_device *poll_dev = adapter->netdev;
679e8a0f 2359 int tx_cleaned = 1, work_done = 0;
bc7f75fa 2360
4cf1653a 2361 adapter = netdev_priv(poll_dev);
bc7f75fa 2362
4662e82b
BA		 2363 if (adapter->msix_entries &&
2364 !(adapter->rx_ring->ims_val & adapter->tx_ring->ims_val))
2365 goto clean_rx;
2366
92af3e95 2367 tx_cleaned = e1000_clean_tx_irq(adapter);
bc7f75fa 2368
4662e82b 2369clean_rx:
bc7f75fa 2370 adapter->clean_rx(adapter, &work_done, budget);
d2c7ddd6 2371
12d04a3c 2372 if (!tx_cleaned)
d2c7ddd6 2373 work_done = budget;
bc7f75fa 2374
53e52c72
DM		 2375 /* If budget not fully consumed, exit the polling mode */
2376 if (work_done < budget) {
bc7f75fa
AK		 2377 if (adapter->itr_setting & 3)
2378 e1000_set_itr(adapter);
288379f0 2379 napi_complete(napi);
a3c69fef
JB		 2380 if (!test_bit(__E1000_DOWN, &adapter->state)) {
2381 if (adapter->msix_entries)
2382 ew32(IMS, adapter->rx_ring->ims_val);
2383 else
2384 e1000_irq_enable(adapter);
2385 }
bc7f75fa
AK		 2386 }
2387
2388 return work_done;
2389}
2390
2391static void e1000_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
2392{
2393 struct e1000_adapter *adapter = netdev_priv(netdev);
2394 struct e1000_hw *hw = &adapter->hw;
2395 u32 vfta, index;
2396
2397 /* don't update vlan cookie if already programmed */
2398 if ((adapter->hw.mng_cookie.status &
2399 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) &&
2400 (vid == adapter->mng_vlan_id))
2401 return;
caaddaf8 2402
bc7f75fa 2403 /* add VID to filter table */
caaddaf8
BA		 2404 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER) {
2405 index = (vid >> 5) & 0x7F;
2406 vfta = E1000_READ_REG_ARRAY(hw, E1000_VFTA, index);
2407 vfta |= (1 << (vid & 0x1F));
2408 hw->mac.ops.write_vfta(hw, index, vfta);
2409 }
bc7f75fa
AK		 2410}
2411
2412static void e1000_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
2413{
2414 struct e1000_adapter *adapter = netdev_priv(netdev);
2415 struct e1000_hw *hw = &adapter->hw;
2416 u32 vfta, index;
2417
74ef9c39
JB		 2418 if (!test_bit(__E1000_DOWN, &adapter->state))
2419 e1000_irq_disable(adapter);
bc7f75fa 2420 vlan_group_set_device(adapter->vlgrp, vid, NULL);
74ef9c39
JB		 2421
2422 if (!test_bit(__E1000_DOWN, &adapter->state))
2423 e1000_irq_enable(adapter);
bc7f75fa
AK		 2424
2425 if ((adapter->hw.mng_cookie.status &
2426 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) &&
2427 (vid == adapter->mng_vlan_id)) {
2428 /* release control to f/w */
2429 e1000_release_hw_control(adapter);
2430 return;
2431 }
2432
2433 /* remove VID from filter table */
caaddaf8
BA		 2434 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER) {
2435 index = (vid >> 5) & 0x7F;
2436 vfta = E1000_READ_REG_ARRAY(hw, E1000_VFTA, index);
2437 vfta &= ~(1 << (vid & 0x1F));
2438 hw->mac.ops.write_vfta(hw, index, vfta);
2439 }
bc7f75fa
AK		 2440}
2441
2442static void e1000_update_mng_vlan(struct e1000_adapter *adapter)
2443{
2444 struct net_device *netdev = adapter->netdev;
2445 u16 vid = adapter->hw.mng_cookie.vlan_id;
2446 u16 old_vid = adapter->mng_vlan_id;
2447
2448 if (!adapter->vlgrp)
2449 return;
2450
2451 if (!vlan_group_get_device(adapter->vlgrp, vid)) {
2452 adapter->mng_vlan_id = E1000_MNG_VLAN_NONE;
2453 if (adapter->hw.mng_cookie.status &
2454 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) {
2455 e1000_vlan_rx_add_vid(netdev, vid);
2456 adapter->mng_vlan_id = vid;
2457 }
2458
2459 if ((old_vid != (u16)E1000_MNG_VLAN_NONE) &&
2460 (vid != old_vid) &&
2461 !vlan_group_get_device(adapter->vlgrp, old_vid))
2462 e1000_vlan_rx_kill_vid(netdev, old_vid);
2463 } else {
2464 adapter->mng_vlan_id = vid;
2465 }
2466}
2467
2468
2469static void e1000_vlan_rx_register(struct net_device *netdev,
2470 struct vlan_group *grp)
2471{
2472 struct e1000_adapter *adapter = netdev_priv(netdev);
2473 struct e1000_hw *hw = &adapter->hw;
2474 u32 ctrl, rctl;
2475
74ef9c39
JB		 2476 if (!test_bit(__E1000_DOWN, &adapter->state))
2477 e1000_irq_disable(adapter);
bc7f75fa
AK		 2478 adapter->vlgrp = grp;
2479
2480 if (grp) {
2481 /* enable VLAN tag insert/strip */
2482 ctrl = er32(CTRL);
2483 ctrl |= E1000_CTRL_VME;
2484 ew32(CTRL, ctrl);
2485
2486 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER) {
2487 /* enable VLAN receive filtering */
2488 rctl = er32(RCTL);
bc7f75fa
AK		 2489 rctl &= ~E1000_RCTL_CFIEN;
2490 ew32(RCTL, rctl);
2491 e1000_update_mng_vlan(adapter);
2492 }
2493 } else {
2494 /* disable VLAN tag insert/strip */
2495 ctrl = er32(CTRL);
2496 ctrl &= ~E1000_CTRL_VME;
2497 ew32(CTRL, ctrl);
2498
2499 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER) {
bc7f75fa
AK		 2500 if (adapter->mng_vlan_id !=
2501 (u16)E1000_MNG_VLAN_NONE) {
2502 e1000_vlan_rx_kill_vid(netdev,
2503 adapter->mng_vlan_id);
2504 adapter->mng_vlan_id = E1000_MNG_VLAN_NONE;
2505 }
2506 }
2507 }
2508
74ef9c39
JB		 2509 if (!test_bit(__E1000_DOWN, &adapter->state))
2510 e1000_irq_enable(adapter);
bc7f75fa
AK		 2511}
2512
2513static void e1000_restore_vlan(struct e1000_adapter *adapter)
2514{
2515 u16 vid;
2516
2517 e1000_vlan_rx_register(adapter->netdev, adapter->vlgrp);
2518
2519 if (!adapter->vlgrp)
2520 return;
2521
2522 for (vid = 0; vid < VLAN_GROUP_ARRAY_LEN; vid++) {
2523 if (!vlan_group_get_device(adapter->vlgrp, vid))
2524 continue;
2525 e1000_vlan_rx_add_vid(adapter->netdev, vid);
2526 }
2527}
2528
cd791618 2529static void e1000_init_manageability_pt(struct e1000_adapter *adapter)
bc7f75fa
AK		 2530{
2531 struct e1000_hw *hw = &adapter->hw;
cd791618 2532 u32 manc, manc2h, mdef, i, j;
bc7f75fa
AK		 2533
2534 if (!(adapter->flags & FLAG_MNG_PT_ENABLED))
2535 return;
2536
2537 manc = er32(MANC);
2538
ad68076e
BA		 2539 /*
2540 * enable receiving management packets to the host. this will probably
bc7f75fa 2541 * generate destination unreachable messages from the host OS, but
ad68076e
BA		 2542 * the packets will be handled on SMBUS
2543 */
bc7f75fa
AK		 2544 manc |= E1000_MANC_EN_MNG2HOST;
2545 manc2h = er32(MANC2H);
cd791618
BA		 2546
2547 switch (hw->mac.type) {
2548 default:
2549 manc2h |= (E1000_MANC2H_PORT_623 | E1000_MANC2H_PORT_664);
2550 break;
2551 case e1000_82574:
2552 case e1000_82583:
2553 /*
2554 * Check if IPMI pass-through decision filter already exists;
2555 * if so, enable it.
2556 */
2557 for (i = 0, j = 0; i < 8; i++) {
2558 mdef = er32(MDEF(i));
2559
2560 /* Ignore filters with anything other than IPMI ports */
2561 if (mdef & !(E1000_MDEF_PORT_623 | E1000_MDEF_PORT_664))
2562 continue;
2563
2564 /* Enable this decision filter in MANC2H */
2565 if (mdef)
2566 manc2h |= (1 << i);
2567
2568 j |= mdef;
2569 }
2570
2571 if (j == (E1000_MDEF_PORT_623 | E1000_MDEF_PORT_664))
2572 break;
2573
2574 /* Create new decision filter in an empty filter */
2575 for (i = 0, j = 0; i < 8; i++)
2576 if (er32(MDEF(i)) == 0) {
2577 ew32(MDEF(i), (E1000_MDEF_PORT_623 |
2578 E1000_MDEF_PORT_664));
2579 manc2h |= (1 << 1);
2580 j++;
2581 break;
2582 }
2583
2584 if (!j)
2585 e_warn("Unable to create IPMI pass-through filter\n");
2586 break;
2587 }
2588
bc7f75fa
AK		 2589 ew32(MANC2H, manc2h);
2590 ew32(MANC, manc);
2591}
2592
2593/**
2594 * e1000_configure_tx - Configure 8254x Transmit Unit after Reset
2595 * @adapter: board private structure
2596 *
2597 * Configure the Tx unit of the MAC after a reset.
2598 **/
2599static void e1000_configure_tx(struct e1000_adapter *adapter)
2600{
2601 struct e1000_hw *hw = &adapter->hw;
2602 struct e1000_ring *tx_ring = adapter->tx_ring;
2603 u64 tdba;
2604 u32 tdlen, tctl, tipg, tarc;
2605 u32 ipgr1, ipgr2;
2606
2607 /* Setup the HW Tx Head and Tail descriptor pointers */
2608 tdba = tx_ring->dma;
2609 tdlen = tx_ring->count * sizeof(struct e1000_tx_desc);
284901a9 2610 ew32(TDBAL, (tdba & DMA_BIT_MASK(32)));
bc7f75fa
AK		 2611 ew32(TDBAH, (tdba >> 32));
2612 ew32(TDLEN, tdlen);
2613 ew32(TDH, 0);
2614 ew32(TDT, 0);
2615 tx_ring->head = E1000_TDH;
2616 tx_ring->tail = E1000_TDT;
2617
2618 /* Set the default values for the Tx Inter Packet Gap timer */
2619 tipg = DEFAULT_82543_TIPG_IPGT_COPPER; /* 8 */
2620 ipgr1 = DEFAULT_82543_TIPG_IPGR1; /* 8 */
2621 ipgr2 = DEFAULT_82543_TIPG_IPGR2; /* 6 */
2622
2623 if (adapter->flags & FLAG_TIPG_MEDIUM_FOR_80003ESLAN)
2624 ipgr2 = DEFAULT_80003ES2LAN_TIPG_IPGR2; /* 7 */
2625
2626 tipg |= ipgr1 << E1000_TIPG_IPGR1_SHIFT;
2627 tipg |= ipgr2 << E1000_TIPG_IPGR2_SHIFT;
2628 ew32(TIPG, tipg);
2629
2630 /* Set the Tx Interrupt Delay register */
2631 ew32(TIDV, adapter->tx_int_delay);
ad68076e 2632 /* Tx irq moderation */
bc7f75fa
AK		 2633 ew32(TADV, adapter->tx_abs_int_delay);
2634
2635 /* Program the Transmit Control Register */
2636 tctl = er32(TCTL);
2637 tctl &= ~E1000_TCTL_CT;
2638 tctl |= E1000_TCTL_PSP | E1000_TCTL_RTLC |
2639 (E1000_COLLISION_THRESHOLD << E1000_CT_SHIFT);
2640
2641 if (adapter->flags & FLAG_TARC_SPEED_MODE_BIT) {
e9ec2c0f 2642 tarc = er32(TARC(0));
ad68076e
BA		 2643 /*
2644 * set the speed mode bit, we'll clear it if we're not at
2645 * gigabit link later
2646 */
bc7f75fa
AK		 2647#define SPEED_MODE_BIT (1 << 21)
2648 tarc |= SPEED_MODE_BIT;
e9ec2c0f 2649 ew32(TARC(0), tarc);
bc7f75fa
AK		 2650 }
2651
2652 /* errata: program both queues to unweighted RR */
2653 if (adapter->flags & FLAG_TARC_SET_BIT_ZERO) {
e9ec2c0f 2654 tarc = er32(TARC(0));
bc7f75fa 2655 tarc |= 1;
e9ec2c0f
JK		 2656 ew32(TARC(0), tarc);
2657 tarc = er32(TARC(1));
bc7f75fa 2658 tarc |= 1;
e9ec2c0f 2659 ew32(TARC(1), tarc);
bc7f75fa
AK		 2660 }
2661
bc7f75fa
AK		 2662 /* Setup Transmit Descriptor Settings for eop descriptor */
2663 adapter->txd_cmd = E1000_TXD_CMD_EOP | E1000_TXD_CMD_IFCS;
2664
2665 /* only set IDE if we are delaying interrupts using the timers */
2666 if (adapter->tx_int_delay)
2667 adapter->txd_cmd |= E1000_TXD_CMD_IDE;
2668
2669 /* enable Report Status bit */
2670 adapter->txd_cmd |= E1000_TXD_CMD_RS;
2671
2672 ew32(TCTL, tctl);
2673
edfea6e6 2674 e1000e_config_collision_dist(hw);
bc7f75fa
AK		 2675}
2676
2677/**
2678 * e1000_setup_rctl - configure the receive control registers
2679 * @adapter: Board private structure
2680 **/
2681#define PAGE_USE_COUNT(S) (((S) >> PAGE_SHIFT) + \
2682 (((S) & (PAGE_SIZE - 1)) ? 1 : 0))
2683static void e1000_setup_rctl(struct e1000_adapter *adapter)
2684{
2685 struct e1000_hw *hw = &adapter->hw;
2686 u32 rctl, rfctl;
2687 u32 psrctl = 0;
2688 u32 pages = 0;
2689
2690 /* Program MC offset vector base */
2691 rctl = er32(RCTL);
2692 rctl &= ~(3 << E1000_RCTL_MO_SHIFT);
2693 rctl |= E1000_RCTL_EN | E1000_RCTL_BAM |
2694 E1000_RCTL_LBM_NO | E1000_RCTL_RDMTS_HALF |
2695 (adapter->hw.mac.mc_filter_type << E1000_RCTL_MO_SHIFT);
2696
2697 /* Do not Store bad packets */
2698 rctl &= ~E1000_RCTL_SBP;
2699
2700 /* Enable Long Packet receive */
2701 if (adapter->netdev->mtu <= ETH_DATA_LEN)
2702 rctl &= ~E1000_RCTL_LPE;
2703 else
2704 rctl |= E1000_RCTL_LPE;
2705
eb7c3adb
JK		 2706 /* Some systems expect that the CRC is included in SMBUS traffic. The
2707 * hardware strips the CRC before sending to both SMBUS (BMC) and to
2708 * host memory when this is enabled
2709 */
2710 if (adapter->flags2 & FLAG2_CRC_STRIPPING)
2711 rctl |= E1000_RCTL_SECRC;
5918bd88 2712
a4f58f54
BA		 2713 /* Workaround Si errata on 82577 PHY - configure IPG for jumbos */
2714 if ((hw->phy.type == e1000_phy_82577) && (rctl & E1000_RCTL_LPE)) {
2715 u16 phy_data;
2716
2717 e1e_rphy(hw, PHY_REG(770, 26), &phy_data);
2718 phy_data &= 0xfff8;
2719 phy_data |= (1 << 2);
2720 e1e_wphy(hw, PHY_REG(770, 26), phy_data);
2721
2722 e1e_rphy(hw, 22, &phy_data);
2723 phy_data &= 0x0fff;
2724 phy_data |= (1 << 14);
2725 e1e_wphy(hw, 0x10, 0x2823);
2726 e1e_wphy(hw, 0x11, 0x0003);
2727 e1e_wphy(hw, 22, phy_data);
2728 }
2729
bc7f75fa
AK		 2730 /* Setup buffer sizes */
2731 rctl &= ~E1000_RCTL_SZ_4096;
2732 rctl |= E1000_RCTL_BSEX;
2733 switch (adapter->rx_buffer_len) {
bc7f75fa
AK		 2734 case 2048:
2735 default:
2736 rctl |= E1000_RCTL_SZ_2048;
2737 rctl &= ~E1000_RCTL_BSEX;
2738 break;
2739 case 4096:
2740 rctl |= E1000_RCTL_SZ_4096;
2741 break;
2742 case 8192:
2743 rctl |= E1000_RCTL_SZ_8192;
2744 break;
2745 case 16384:
2746 rctl |= E1000_RCTL_SZ_16384;
2747 break;
2748 }
2749
2750 /*
2751 * 82571 and greater support packet-split where the protocol
2752 * header is placed in skb->data and the packet data is
2753 * placed in pages hanging off of skb_shinfo(skb)->nr_frags.
2754 * In the case of a non-split, skb->data is linearly filled,
2755 * followed by the page buffers. Therefore, skb->data is
2756 * sized to hold the largest protocol header.
2757 *
2758 * allocations using alloc_page take too long for regular MTU
2759 * so only enable packet split for jumbo frames
2760 *
2761 * Using pages when the page size is greater than 16k wastes
2762 * a lot of memory, since we allocate 3 pages at all times
2763 * per packet.
2764 */
bc7f75fa 2765 pages = PAGE_USE_COUNT(adapter->netdev->mtu);
97ac8cae
BA		 2766 if (!(adapter->flags & FLAG_IS_ICH) && (pages <= 3) &&
2767 (PAGE_SIZE <= 16384) && (rctl & E1000_RCTL_LPE))
bc7f75fa 2768 adapter->rx_ps_pages = pages;
97ac8cae
BA		 2769 else
2770 adapter->rx_ps_pages = 0;
bc7f75fa
AK		 2771
2772 if (adapter->rx_ps_pages) {
2773 /* Configure extra packet-split registers */
2774 rfctl = er32(RFCTL);
2775 rfctl |= E1000_RFCTL_EXTEN;
ad68076e
BA		 2776 /*
2777 * disable packet split support for IPv6 extension headers,
2778 * because some malformed IPv6 headers can hang the Rx
2779 */
bc7f75fa
AK		 2780 rfctl |= (E1000_RFCTL_IPV6_EX_DIS |
2781 E1000_RFCTL_NEW_IPV6_EXT_DIS);
2782
2783 ew32(RFCTL, rfctl);
2784
140a7480
AK		 2785 /* Enable Packet split descriptors */
2786 rctl |= E1000_RCTL_DTYP_PS;
bc7f75fa
AK		 2787
2788 psrctl |= adapter->rx_ps_bsize0 >>
2789 E1000_PSRCTL_BSIZE0_SHIFT;
2790
2791 switch (adapter->rx_ps_pages) {
2792 case 3:
2793 psrctl |= PAGE_SIZE <<
2794 E1000_PSRCTL_BSIZE3_SHIFT;
2795 case 2:
2796 psrctl |= PAGE_SIZE <<
2797 E1000_PSRCTL_BSIZE2_SHIFT;
2798 case 1:
2799 psrctl |= PAGE_SIZE >>
2800 E1000_PSRCTL_BSIZE1_SHIFT;
2801 break;
2802 }
2803
2804 ew32(PSRCTL, psrctl);
2805 }
2806
2807 ew32(RCTL, rctl);
318a94d6
JK		 2808 /* just started the receive unit, no need to restart */
2809 adapter->flags &= ~FLAG_RX_RESTART_NOW;
bc7f75fa
AK		 2810}
2811
2812/**
2813 * e1000_configure_rx - Configure Receive Unit after Reset
2814 * @adapter: board private structure
2815 *
2816 * Configure the Rx unit of the MAC after a reset.
2817 **/
2818static void e1000_configure_rx(struct e1000_adapter *adapter)
2819{
2820 struct e1000_hw *hw = &adapter->hw;
2821 struct e1000_ring *rx_ring = adapter->rx_ring;
2822 u64 rdba;
2823 u32 rdlen, rctl, rxcsum, ctrl_ext;
2824
2825 if (adapter->rx_ps_pages) {
2826 /* this is a 32 byte descriptor */
2827 rdlen = rx_ring->count *
2828 sizeof(union e1000_rx_desc_packet_split);
2829 adapter->clean_rx = e1000_clean_rx_irq_ps;
2830 adapter->alloc_rx_buf = e1000_alloc_rx_buffers_ps;
97ac8cae
BA		 2831 } else if (adapter->netdev->mtu > ETH_FRAME_LEN + ETH_FCS_LEN) {
2832 rdlen = rx_ring->count * sizeof(struct e1000_rx_desc);
2833 adapter->clean_rx = e1000_clean_jumbo_rx_irq;
2834 adapter->alloc_rx_buf = e1000_alloc_jumbo_rx_buffers;
bc7f75fa 2835 } else {
97ac8cae 2836 rdlen = rx_ring->count * sizeof(struct e1000_rx_desc);
bc7f75fa
AK		 2837 adapter->clean_rx = e1000_clean_rx_irq;
2838 adapter->alloc_rx_buf = e1000_alloc_rx_buffers;
2839 }
2840
2841 /* disable receives while setting up the descriptors */
2842 rctl = er32(RCTL);
2843 ew32(RCTL, rctl & ~E1000_RCTL_EN);
2844 e1e_flush();
2845 msleep(10);
2846
2847 /* set the Receive Delay Timer Register */
2848 ew32(RDTR, adapter->rx_int_delay);
2849
2850 /* irq moderation */
2851 ew32(RADV, adapter->rx_abs_int_delay);
2852 if (adapter->itr_setting != 0)
ad68076e 2853 ew32(ITR, 1000000000 / (adapter->itr * 256));
bc7f75fa
AK		 2854
2855 ctrl_ext = er32(CTRL_EXT);
bc7f75fa
AK		 2856 /* Auto-Mask interrupts upon ICR access */
2857 ctrl_ext |= E1000_CTRL_EXT_IAME;
2858 ew32(IAM, 0xffffffff);
2859 ew32(CTRL_EXT, ctrl_ext);
2860 e1e_flush();
2861
ad68076e
BA		 2862 /*
2863 * Setup the HW Rx Head and Tail Descriptor Pointers and
2864 * the Base and Length of the Rx Descriptor Ring
2865 */
bc7f75fa 2866 rdba = rx_ring->dma;
284901a9 2867 ew32(RDBAL, (rdba & DMA_BIT_MASK(32)));
bc7f75fa
AK		 2868 ew32(RDBAH, (rdba >> 32));
2869 ew32(RDLEN, rdlen);
2870 ew32(RDH, 0);
2871 ew32(RDT, 0);
2872 rx_ring->head = E1000_RDH;
2873 rx_ring->tail = E1000_RDT;
2874
2875 /* Enable Receive Checksum Offload for TCP and UDP */
2876 rxcsum = er32(RXCSUM);
2877 if (adapter->flags & FLAG_RX_CSUM_ENABLED) {
2878 rxcsum |= E1000_RXCSUM_TUOFL;
2879
ad68076e
BA		 2880 /*
2881 * IPv4 payload checksum for UDP fragments must be
2882 * used in conjunction with packet-split.
2883 */
bc7f75fa
AK		 2884 if (adapter->rx_ps_pages)
2885 rxcsum |= E1000_RXCSUM_IPPCSE;
2886 } else {
2887 rxcsum &= ~E1000_RXCSUM_TUOFL;
2888 /* no need to clear IPPCSE as it defaults to 0 */
2889 }
2890 ew32(RXCSUM, rxcsum);
2891
ad68076e
BA		 2892 /*
2893 * Enable early receives on supported devices, only takes effect when
bc7f75fa 2894 * packet size is equal or larger than the specified value (in 8 byte
ad68076e
BA		 2895 * units), e.g. using jumbo frames when setting to E1000_ERT_2048
2896 */
53ec5498
BA		 2897 if (adapter->flags & FLAG_HAS_ERT) {
2898 if (adapter->netdev->mtu > ETH_DATA_LEN) {
2899 u32 rxdctl = er32(RXDCTL(0));
2900 ew32(RXDCTL(0), rxdctl | 0x3);
2901 ew32(ERT, E1000_ERT_2048 | (1 << 13));
2902 /*
2903 * With jumbo frames and early-receive enabled,
2904 * excessive C-state transition latencies result in
2905 * dropped transactions.
2906 */
2907 pm_qos_update_requirement(PM_QOS_CPU_DMA_LATENCY,
2908 adapter->netdev->name, 55);
2909 } else {
2910 pm_qos_update_requirement(PM_QOS_CPU_DMA_LATENCY,
2911 adapter->netdev->name,
2912 PM_QOS_DEFAULT_VALUE);
2913 }
97ac8cae 2914 }
bc7f75fa
AK		 2915
2916 /* Enable Receives */
2917 ew32(RCTL, rctl);
2918}
2919
2920/**
e2de3eb6 2921 * e1000_update_mc_addr_list - Update Multicast addresses
bc7f75fa
AK		 2922 * @hw: pointer to the HW structure
2923 * @mc_addr_list: array of multicast addresses to program
2924 * @mc_addr_count: number of multicast addresses to program
bc7f75fa 2925 *
ab8932f3 2926 * Updates the Multicast Table Array.
bc7f75fa 2927 * The caller must have a packed mc_addr_list of multicast addresses.
bc7f75fa 2928 **/
e2de3eb6 2929static void e1000_update_mc_addr_list(struct e1000_hw *hw, u8 *mc_addr_list,
ab8932f3 2930 u32 mc_addr_count)
bc7f75fa 2931{
ab8932f3 2932 hw->mac.ops.update_mc_addr_list(hw, mc_addr_list, mc_addr_count);
bc7f75fa
AK		 2933}
2934
2935/**
2936 * e1000_set_multi - Multicast and Promiscuous mode set
2937 * @netdev: network interface device structure
2938 *
2939 * The set_multi entry point is called whenever the multicast address
2940 * list or the network interface flags are updated. This routine is
2941 * responsible for configuring the hardware for proper multicast,
2942 * promiscuous mode, and all-multi behavior.
2943 **/
2944static void e1000_set_multi(struct net_device *netdev)
2945{
2946 struct e1000_adapter *adapter = netdev_priv(netdev);
2947 struct e1000_hw *hw = &adapter->hw;
22bedad3 2948 struct netdev_hw_addr *ha;
bc7f75fa
AK		 2949 u8 *mta_list;
2950 u32 rctl;
2951 int i;
2952
2953 /* Check for Promiscuous and All Multicast modes */
2954
2955 rctl = er32(RCTL);
2956
2957 if (netdev->flags & IFF_PROMISC) {
2958 rctl |= (E1000_RCTL_UPE | E1000_RCTL_MPE);
746b9f02 2959 rctl &= ~E1000_RCTL_VFE;
bc7f75fa 2960 } else {
746b9f02
PM		 2961 if (netdev->flags & IFF_ALLMULTI) {
2962 rctl |= E1000_RCTL_MPE;
2963 rctl &= ~E1000_RCTL_UPE;
2964 } else {
2965 rctl &= ~(E1000_RCTL_UPE | E1000_RCTL_MPE);
2966 }
78ed11a5 2967 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER)
746b9f02 2968 rctl |= E1000_RCTL_VFE;
bc7f75fa
AK		 2969 }
2970
2971 ew32(RCTL, rctl);
2972
7aeef972
JP		 2973 if (!netdev_mc_empty(netdev)) {
2974 mta_list = kmalloc(netdev_mc_count(netdev) * 6, GFP_ATOMIC);
bc7f75fa
AK		 2975 if (!mta_list)
2976 return;
2977
2978 /* prepare a packed array of only addresses. */
7aeef972 2979 i = 0;
22bedad3
JP		 2980 netdev_for_each_mc_addr(ha, netdev)
2981 memcpy(mta_list + (i++ * ETH_ALEN), ha->addr, ETH_ALEN);
bc7f75fa 2982
ab8932f3 2983 e1000_update_mc_addr_list(hw, mta_list, i);
bc7f75fa
AK		 2984 kfree(mta_list);
2985 } else {
2986 /*
2987 * if we're called from probe, we might not have
2988 * anything to do here, so clear out the list
2989 */
ab8932f3 2990 e1000_update_mc_addr_list(hw, NULL, 0);
bc7f75fa
AK		 2991 }
2992}
2993
2994/**
ad68076e 2995 * e1000_configure - configure the hardware for Rx and Tx
bc7f75fa
AK		 2996 * @adapter: private board structure
2997 **/
2998static void e1000_configure(struct e1000_adapter *adapter)
2999{
3000 e1000_set_multi(adapter->netdev);
3001
3002 e1000_restore_vlan(adapter);
cd791618 3003 e1000_init_manageability_pt(adapter);
bc7f75fa
AK		 3004
3005 e1000_configure_tx(adapter);
3006 e1000_setup_rctl(adapter);
3007 e1000_configure_rx(adapter);
ad68076e 3008 adapter->alloc_rx_buf(adapter, e1000_desc_unused(adapter->rx_ring));
bc7f75fa
AK		 3009}
3010
3011/**
3012 * e1000e_power_up_phy - restore link in case the phy was powered down
3013 * @adapter: address of board private structure
3014 *
3015 * The phy may be powered down to save power and turn off link when the
3016 * driver is unloaded and wake on lan is not enabled (among others)
3017 * *** this routine MUST be followed by a call to e1000e_reset ***
3018 **/
3019void e1000e_power_up_phy(struct e1000_adapter *adapter)
3020{
17f208de
BA		 3021 if (adapter->hw.phy.ops.power_up)
3022 adapter->hw.phy.ops.power_up(&adapter->hw);
bc7f75fa
AK		 3023
3024 adapter->hw.mac.ops.setup_link(&adapter->hw);
3025}
3026
3027/**
3028 * e1000_power_down_phy - Power down the PHY
3029 *
17f208de
BA		 3030 * Power down the PHY so no link is implied when interface is down.
3031 * The PHY cannot be powered down if management or WoL is active.
bc7f75fa
AK		 3032 */
3033static void e1000_power_down_phy(struct e1000_adapter *adapter)
3034{
bc7f75fa 3035 /* WoL is enabled */
23b66e2b 3036 if (adapter->wol)
bc7f75fa
AK		 3037 return;
3038
17f208de
BA		 3039 if (adapter->hw.phy.ops.power_down)
3040 adapter->hw.phy.ops.power_down(&adapter->hw);
bc7f75fa
AK		 3041}
3042
3043/**
3044 * e1000e_reset - bring the hardware into a known good state
3045 *
3046 * This function boots the hardware and enables some settings that
3047 * require a configuration cycle of the hardware - those cannot be
3048 * set/changed during runtime. After reset the device needs to be
ad68076e 3049 * properly configured for Rx, Tx etc.
bc7f75fa
AK		 3050 */
3051void e1000e_reset(struct e1000_adapter *adapter)
3052{
3053 struct e1000_mac_info *mac = &adapter->hw.mac;
318a94d6 3054 struct e1000_fc_info *fc = &adapter->hw.fc;
bc7f75fa
AK		 3055 struct e1000_hw *hw = &adapter->hw;
3056 u32 tx_space, min_tx_space, min_rx_space;
318a94d6 3057 u32 pba = adapter->pba;
bc7f75fa
AK		 3058 u16 hwm;
3059
ad68076e 3060 /* reset Packet Buffer Allocation to default */
318a94d6 3061 ew32(PBA, pba);
df762464 3062
318a94d6 3063 if (adapter->max_frame_size > ETH_FRAME_LEN + ETH_FCS_LEN) {
ad68076e
BA		 3064 /*
3065 * To maintain wire speed transmits, the Tx FIFO should be
bc7f75fa
AK		 3066 * large enough to accommodate two full transmit packets,
3067 * rounded up to the next 1KB and expressed in KB. Likewise,
3068 * the Rx FIFO should be large enough to accommodate at least
3069 * one full receive packet and is similarly rounded up and
ad68076e
BA		 3070 * expressed in KB.
3071 */
df762464 3072 pba = er32(PBA);
bc7f75fa 3073 /* upper 16 bits has Tx packet buffer allocation size in KB */
df762464 3074 tx_space = pba >> 16;
bc7f75fa 3075 /* lower 16 bits has Rx packet buffer allocation size in KB */
df762464 3076 pba &= 0xffff;
ad68076e
BA		 3077 /*
3078 * the Tx fifo also stores 16 bytes of information about the tx
3079 * but don't include ethernet FCS because hardware appends it
318a94d6
JK		 3080 */
3081 min_tx_space = (adapter->max_frame_size +
bc7f75fa
AK		 3082 sizeof(struct e1000_tx_desc) -
3083 ETH_FCS_LEN) * 2;
3084 min_tx_space = ALIGN(min_tx_space, 1024);
3085 min_tx_space >>= 10;
3086 /* software strips receive CRC, so leave room for it */
318a94d6 3087 min_rx_space = adapter->max_frame_size;
bc7f75fa
AK		 3088 min_rx_space = ALIGN(min_rx_space, 1024);
3089 min_rx_space >>= 10;
3090
ad68076e
BA		 3091 /*
3092 * If current Tx allocation is less than the min Tx FIFO size,
bc7f75fa 3093 * and the min Tx FIFO size is less than the current Rx FIFO
ad68076e
BA		 3094 * allocation, take space away from current Rx allocation
3095 */
df762464
AK		 3096 if ((tx_space < min_tx_space) &&
3097 ((min_tx_space - tx_space) < pba)) {
3098 pba -= min_tx_space - tx_space;
bc7f75fa 3099
ad68076e
BA		 3100 /*
3101 * if short on Rx space, Rx wins and must trump tx
3102 * adjustment or use Early Receive if available
3103 */
df762464 3104 if ((pba < min_rx_space) &&
bc7f75fa
AK		 3105 (!(adapter->flags & FLAG_HAS_ERT)))
3106 /* ERT enabled in e1000_configure_rx */
df762464 3107 pba = min_rx_space;
bc7f75fa 3108 }
df762464
AK		 3109
3110 ew32(PBA, pba);
bc7f75fa
AK		 3111 }
3112
bc7f75fa 3113
ad68076e
BA		 3114 /*
3115 * flow control settings
3116 *
38eb394e 3117 * The high water mark must be low enough to fit one full frame
bc7f75fa
AK		 3118 * (or the size used for early receive) above it in the Rx FIFO.
3119 * Set it to the lower of:
3120 * - 90% of the Rx FIFO size, and
3121 * - the full Rx FIFO size minus the early receive size (for parts
3122 * with ERT support assuming ERT set to E1000_ERT_2048), or
38eb394e 3123 * - the full Rx FIFO size minus one full frame
ad68076e 3124 */
38eb394e
BA		 3125 if (hw->mac.type == e1000_pchlan) {
3126 /*
3127 * Workaround PCH LOM adapter hangs with certain network
3128 * loads. If hangs persist, try disabling Tx flow control.
3129 */
3130 if (adapter->netdev->mtu > ETH_DATA_LEN) {
3131 fc->high_water = 0x3500;
3132 fc->low_water = 0x1500;
3133 } else {
3134 fc->high_water = 0x5000;
3135 fc->low_water = 0x3000;
3136 }
3137 } else {
3138 if ((adapter->flags & FLAG_HAS_ERT) &&
3139 (adapter->netdev->mtu > ETH_DATA_LEN))
3140 hwm = min(((pba << 10) * 9 / 10),
3141 ((pba << 10) - (E1000_ERT_2048 << 3)));
3142 else
3143 hwm = min(((pba << 10) * 9 / 10),
3144 ((pba << 10) - adapter->max_frame_size));
bc7f75fa 3145
38eb394e
BA		 3146 fc->high_water = hwm & E1000_FCRTH_RTH; /* 8-byte granularity */
3147 fc->low_water = fc->high_water - 8;
3148 }
bc7f75fa
AK		 3149
3150 if (adapter->flags & FLAG_DISABLE_FC_PAUSE_TIME)
318a94d6 3151 fc->pause_time = 0xFFFF;
bc7f75fa 3152 else
318a94d6
JK		 3153 fc->pause_time = E1000_FC_PAUSE_TIME;
3154 fc->send_xon = 1;
5c48ef3e 3155 fc->current_mode = fc->requested_mode;
bc7f75fa
AK		 3156
3157 /* Allow time for pending master requests to run */
3158 mac->ops.reset_hw(hw);
97ac8cae
BA		 3159
3160 /*
3161 * For parts with AMT enabled, let the firmware know
3162 * that the network interface is in control
3163 */
c43bc57e 3164 if (adapter->flags & FLAG_HAS_AMT)
97ac8cae
BA		 3165 e1000_get_hw_control(adapter);
3166
bc7f75fa 3167 ew32(WUC, 0);
a4f58f54
BA		 3168 if (adapter->flags2 & FLAG2_HAS_PHY_WAKEUP)
3169 e1e_wphy(&adapter->hw, BM_WUC, 0);
bc7f75fa
AK		 3170
3171 if (mac->ops.init_hw(hw))
44defeb3 3172 e_err("Hardware Error\n");
bc7f75fa 3173
38eb394e
BA		 3174 /* additional part of the flow-control workaround above */
3175 if (hw->mac.type == e1000_pchlan)
3176 ew32(FCRTV_PCH, 0x1000);
3177
bc7f75fa
AK		 3178 e1000_update_mng_vlan(adapter);
3179
3180 /* Enable h/w to recognize an 802.1Q VLAN Ethernet packet */
3181 ew32(VET, ETH_P_8021Q);
3182
3183 e1000e_reset_adaptive(hw);
3184 e1000_get_phy_info(hw);
3185
918d7197
BA		 3186 if ((adapter->flags & FLAG_HAS_SMART_POWER_DOWN) &&
3187 !(adapter->flags & FLAG_SMART_POWER_DOWN)) {
bc7f75fa 3188 u16 phy_data = 0;
ad68076e
BA		 3189 /*
3190 * speed up time to link by disabling smart power down, ignore
bc7f75fa 3191 * the return value of this function because there is nothing
ad68076e
BA		 3192 * different we would do if it failed
3193 */
bc7f75fa
AK		 3194 e1e_rphy(hw, IGP02E1000_PHY_POWER_MGMT, &phy_data);
3195 phy_data &= ~IGP02E1000_PM_SPD;
3196 e1e_wphy(hw, IGP02E1000_PHY_POWER_MGMT, phy_data);
3197 }
bc7f75fa
AK		 3198}
3199
3200int e1000e_up(struct e1000_adapter *adapter)
3201{
3202 struct e1000_hw *hw = &adapter->hw;
3203
53ec5498
BA		 3204 /* DMA latency requirement to workaround early-receive/jumbo issue */
3205 if (adapter->flags & FLAG_HAS_ERT)
3206 pm_qos_add_requirement(PM_QOS_CPU_DMA_LATENCY,
3207 adapter->netdev->name,
3208 PM_QOS_DEFAULT_VALUE);
3209
bc7f75fa
AK		 3210 /* hardware has been reset, we need to reload some things */
3211 e1000_configure(adapter);
3212
3213 clear_bit(__E1000_DOWN, &adapter->state);
3214
3215 napi_enable(&adapter->napi);
4662e82b
BA		 3216 if (adapter->msix_entries)
3217 e1000_configure_msix(adapter);
bc7f75fa
AK		 3218 e1000_irq_enable(adapter);
3219
4cb9be7a
JB		 3220 netif_wake_queue(adapter->netdev);
3221
bc7f75fa 3222 /* fire a link change interrupt to start the watchdog */
52a9b231
BA		 3223 if (adapter->msix_entries)
3224 ew32(ICS, E1000_ICS_LSC | E1000_ICR_OTHER);
3225 else
3226 ew32(ICS, E1000_ICS_LSC);
3227
bc7f75fa
AK		 3228 return 0;
3229}
3230
3231void e1000e_down(struct e1000_adapter *adapter)
3232{
3233 struct net_device *netdev = adapter->netdev;
3234 struct e1000_hw *hw = &adapter->hw;
3235 u32 tctl, rctl;
3236
ad68076e
BA		 3237 /*
3238 * signal that we're down so the interrupt handler does not
3239 * reschedule our watchdog timer
3240 */
bc7f75fa
AK		 3241 set_bit(__E1000_DOWN, &adapter->state);
3242
3243 /* disable receives in the hardware */
3244 rctl = er32(RCTL);
3245 ew32(RCTL, rctl & ~E1000_RCTL_EN);
3246 /* flush and sleep below */
3247
4cb9be7a 3248 netif_stop_queue(netdev);
bc7f75fa
AK		 3249
3250 /* disable transmits in the hardware */
3251 tctl = er32(TCTL);
3252 tctl &= ~E1000_TCTL_EN;
3253 ew32(TCTL, tctl);
3254 /* flush both disables and wait for them to finish */
3255 e1e_flush();
3256 msleep(10);
3257
3258 napi_disable(&adapter->napi);
3259 e1000_irq_disable(adapter);
3260
3261 del_timer_sync(&adapter->watchdog_timer);
3262 del_timer_sync(&adapter->phy_info_timer);
3263
bc7f75fa
AK		 3264 netif_carrier_off(netdev);
3265 adapter->link_speed = 0;
3266 adapter->link_duplex = 0;
3267
52cc3086
JK		 3268 if (!pci_channel_offline(adapter->pdev))
3269 e1000e_reset(adapter);
bc7f75fa
AK		 3270 e1000_clean_tx_ring(adapter);
3271 e1000_clean_rx_ring(adapter);
3272
53ec5498
BA		 3273 if (adapter->flags & FLAG_HAS_ERT)
3274 pm_qos_remove_requirement(PM_QOS_CPU_DMA_LATENCY,
3275 adapter->netdev->name);
3276
bc7f75fa
AK		 3277 /*
3278 * TODO: for power management, we could drop the link and
3279 * pci_disable_device here.
3280 */
3281}
3282
3283void e1000e_reinit_locked(struct e1000_adapter *adapter)
3284{
3285 might_sleep();
3286 while (test_and_set_bit(__E1000_RESETTING, &adapter->state))
3287 msleep(1);
3288 e1000e_down(adapter);
3289 e1000e_up(adapter);
3290 clear_bit(__E1000_RESETTING, &adapter->state);
3291}
3292
3293/**
3294 * e1000_sw_init - Initialize general software structures (struct e1000_adapter)
3295 * @adapter: board private structure to initialize
3296 *
3297 * e1000_sw_init initializes the Adapter private data structure.
3298 * Fields are initialized based on PCI device information and
3299 * OS network device settings (MTU size).
3300 **/
3301static int __devinit e1000_sw_init(struct e1000_adapter *adapter)
3302{
bc7f75fa
AK		 3303 struct net_device *netdev = adapter->netdev;
3304
3305 adapter->rx_buffer_len = ETH_FRAME_LEN + VLAN_HLEN + ETH_FCS_LEN;
3306 adapter->rx_ps_bsize0 = 128;
318a94d6
JK		 3307 adapter->max_frame_size = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
3308 adapter->min_frame_size = ETH_ZLEN + ETH_FCS_LEN;
bc7f75fa 3309
4662e82b 3310 e1000e_set_interrupt_capability(adapter);
bc7f75fa 3311
4662e82b
BA		 3312 if (e1000_alloc_queues(adapter))
3313 return -ENOMEM;
bc7f75fa 3314
bc7f75fa 3315 /* Explicitly disable IRQ since the NIC can be in any state. */
bc7f75fa
AK		 3316 e1000_irq_disable(adapter);
3317
bc7f75fa
AK		 3318 set_bit(__E1000_DOWN, &adapter->state);
3319 return 0;
bc7f75fa
AK		 3320}
3321
f8d59f78
BA		 3322/**
3323 * e1000_intr_msi_test - Interrupt Handler
3324 * @irq: interrupt number
3325 * @data: pointer to a network interface device structure
3326 **/
3327static irqreturn_t e1000_intr_msi_test(int irq, void *data)
3328{
3329 struct net_device *netdev = data;
3330 struct e1000_adapter *adapter = netdev_priv(netdev);
3331 struct e1000_hw *hw = &adapter->hw;
3332 u32 icr = er32(ICR);
3333
3bb99fe2 3334 e_dbg("icr is %08X\n", icr);
f8d59f78
BA		 3335 if (icr & E1000_ICR_RXSEQ) {
3336 adapter->flags &= ~FLAG_MSI_TEST_FAILED;
3337 wmb();
3338 }
3339
3340 return IRQ_HANDLED;
3341}
3342
3343/**
3344 * e1000_test_msi_interrupt - Returns 0 for successful test
3345 * @adapter: board private struct
3346 *
3347 * code flow taken from tg3.c
3348 **/
3349static int e1000_test_msi_interrupt(struct e1000_adapter *adapter)
3350{
3351 struct net_device *netdev = adapter->netdev;
3352 struct e1000_hw *hw = &adapter->hw;
3353 int err;
3354
3355 /* poll_enable hasn't been called yet, so don't need disable */
3356 /* clear any pending events */
3357 er32(ICR);
3358
3359 /* free the real vector and request a test handler */
3360 e1000_free_irq(adapter);
4662e82b 3361 e1000e_reset_interrupt_capability(adapter);
f8d59f78
BA		 3362
3363 /* Assume that the test fails, if it succeeds then the test
3364 * MSI irq handler will unset this flag */
3365 adapter->flags |= FLAG_MSI_TEST_FAILED;
3366
3367 err = pci_enable_msi(adapter->pdev);
3368 if (err)
3369 goto msi_test_failed;
3370
a0607fd3 3371 err = request_irq(adapter->pdev->irq, e1000_intr_msi_test, 0,
f8d59f78
BA		 3372 netdev->name, netdev);
3373 if (err) {
3374 pci_disable_msi(adapter->pdev);
3375 goto msi_test_failed;
3376 }
3377
3378 wmb();
3379
3380 e1000_irq_enable(adapter);
3381
3382 /* fire an unusual interrupt on the test handler */
3383 ew32(ICS, E1000_ICS_RXSEQ);
3384 e1e_flush();
3385 msleep(50);
3386
3387 e1000_irq_disable(adapter);
3388
3389 rmb();
3390
3391 if (adapter->flags & FLAG_MSI_TEST_FAILED) {
4662e82b 3392 adapter->int_mode = E1000E_INT_MODE_LEGACY;
f8d59f78
BA		 3393 err = -EIO;
3394 e_info("MSI interrupt test failed!\n");
3395 }
3396
3397 free_irq(adapter->pdev->irq, netdev);
3398 pci_disable_msi(adapter->pdev);
3399
3400 if (err == -EIO)
3401 goto msi_test_failed;
3402
3403 /* okay so the test worked, restore settings */
3bb99fe2 3404 e_dbg("MSI interrupt test succeeded!\n");
f8d59f78 3405msi_test_failed:
4662e82b 3406 e1000e_set_interrupt_capability(adapter);
f8d59f78
BA		 3407 e1000_request_irq(adapter);
3408 return err;
3409}
3410
3411/**
3412 * e1000_test_msi - Returns 0 if MSI test succeeds or INTx mode is restored
3413 * @adapter: board private struct
3414 *
3415 * code flow taken from tg3.c, called with e1000 interrupts disabled.
3416 **/
3417static int e1000_test_msi(struct e1000_adapter *adapter)
3418{
3419 int err;
3420 u16 pci_cmd;
3421
3422 if (!(adapter->flags & FLAG_MSI_ENABLED))
3423 return 0;
3424
3425 /* disable SERR in case the MSI write causes a master abort */
3426 pci_read_config_word(adapter->pdev, PCI_COMMAND, &pci_cmd);
3427 pci_write_config_word(adapter->pdev, PCI_COMMAND,
3428 pci_cmd & ~PCI_COMMAND_SERR);
3429
3430 err = e1000_test_msi_interrupt(adapter);
3431
3432 /* restore previous setting of command word */
3433 pci_write_config_word(adapter->pdev, PCI_COMMAND, pci_cmd);
3434
3435 /* success ! */
3436 if (!err)
3437 return 0;
3438
3439 /* EIO means MSI test failed */
3440 if (err != -EIO)
3441 return err;
3442
3443 /* back to INTx mode */
3444 e_warn("MSI interrupt test failed, using legacy interrupt.\n");
3445
3446 e1000_free_irq(adapter);
3447
3448 err = e1000_request_irq(adapter);
3449
3450 return err;
3451}
3452
bc7f75fa
AK		 3453/**
3454 * e1000_open - Called when a network interface is made active
3455 * @netdev: network interface device structure
3456 *
3457 * Returns 0 on success, negative value on failure
3458 *
3459 * The open entry point is called when a network interface is made
3460 * active by the system (IFF_UP). At this point all resources needed
3461 * for transmit and receive operations are allocated, the interrupt
3462 * handler is registered with the OS, the watchdog timer is started,
3463 * and the stack is notified that the interface is ready.
3464 **/
3465static int e1000_open(struct net_device *netdev)
3466{
3467 struct e1000_adapter *adapter = netdev_priv(netdev);
3468 struct e1000_hw *hw = &adapter->hw;
23606cf5 3469 struct pci_dev *pdev = adapter->pdev;
bc7f75fa
AK		 3470 int err;
3471
3472 /* disallow open during test */
3473 if (test_bit(__E1000_TESTING, &adapter->state))
3474 return -EBUSY;
3475
23606cf5
RW		 3476 pm_runtime_get_sync(&pdev->dev);
3477
9c563d20
JB		 3478 netif_carrier_off(netdev);
3479
bc7f75fa
AK		 3480 /* allocate transmit descriptors */
3481 err = e1000e_setup_tx_resources(adapter);
3482 if (err)
3483 goto err_setup_tx;
3484
3485 /* allocate receive descriptors */
3486 err = e1000e_setup_rx_resources(adapter);
3487 if (err)
3488 goto err_setup_rx;
3489
11b08be8
BA		 3490 /*
3491 * If AMT is enabled, let the firmware know that the network
3492 * interface is now open and reset the part to a known state.
3493 */
3494 if (adapter->flags & FLAG_HAS_AMT) {
3495 e1000_get_hw_control(adapter);
3496 e1000e_reset(adapter);
3497 }
3498
bc7f75fa
AK		 3499 e1000e_power_up_phy(adapter);
3500
3501 adapter->mng_vlan_id = E1000_MNG_VLAN_NONE;
3502 if ((adapter->hw.mng_cookie.status &
3503 E1000_MNG_DHCP_COOKIE_STATUS_VLAN))
3504 e1000_update_mng_vlan(adapter);
3505
ad68076e
BA		 3506 /*
3507 * before we allocate an interrupt, we must be ready to handle it.
bc7f75fa
AK		 3508 * Setting DEBUG_SHIRQ in the kernel makes it fire an interrupt
3509 * as soon as we call pci_request_irq, so we have to setup our
ad68076e
BA		 3510 * clean_rx handler before we do so.
3511 */
bc7f75fa
AK		 3512 e1000_configure(adapter);
3513
3514 err = e1000_request_irq(adapter);
3515 if (err)
3516 goto err_req_irq;
3517
f8d59f78
BA		 3518 /*
3519 * Work around PCIe errata with MSI interrupts causing some chipsets to
3520 * ignore e1000e MSI messages, which means we need to test our MSI
3521 * interrupt now
3522 */
4662e82b 3523 if (adapter->int_mode != E1000E_INT_MODE_LEGACY) {
f8d59f78
BA		 3524 err = e1000_test_msi(adapter);
3525 if (err) {
3526 e_err("Interrupt allocation failed\n");
3527 goto err_req_irq;
3528 }
3529 }
3530
bc7f75fa
AK		 3531 /* From here on the code is the same as e1000e_up() */
3532 clear_bit(__E1000_DOWN, &adapter->state);
3533
3534 napi_enable(&adapter->napi);
3535
3536 e1000_irq_enable(adapter);
3537
4cb9be7a 3538 netif_start_queue(netdev);
d55b53ff 3539
23606cf5
RW		 3540 adapter->idle_check = true;
3541 pm_runtime_put(&pdev->dev);
3542
bc7f75fa 3543 /* fire a link status change interrupt to start the watchdog */
52a9b231
BA		 3544 if (adapter->msix_entries)
3545 ew32(ICS, E1000_ICS_LSC | E1000_ICR_OTHER);
3546 else
3547 ew32(ICS, E1000_ICS_LSC);
bc7f75fa
AK		 3548
3549 return 0;
3550
3551err_req_irq:
3552 e1000_release_hw_control(adapter);
3553 e1000_power_down_phy(adapter);
3554 e1000e_free_rx_resources(adapter);
3555err_setup_rx:
3556 e1000e_free_tx_resources(adapter);
3557err_setup_tx:
3558 e1000e_reset(adapter);
23606cf5 3559 pm_runtime_put_sync(&pdev->dev);
bc7f75fa
AK		 3560
3561 return err;
3562}
3563
3564/**
3565 * e1000_close - Disables a network interface
3566 * @netdev: network interface device structure
3567 *
3568 * Returns 0, this is not allowed to fail
3569 *
3570 * The close entry point is called when an interface is de-activated
3571 * by the OS. The hardware is still under the drivers control, but
3572 * needs to be disabled. A global MAC reset is issued to stop the
3573 * hardware, and all transmit and receive resources are freed.
3574 **/
3575static int e1000_close(struct net_device *netdev)
3576{
3577 struct e1000_adapter *adapter = netdev_priv(netdev);
23606cf5 3578 struct pci_dev *pdev = adapter->pdev;
bc7f75fa
AK		 3579
3580 WARN_ON(test_bit(__E1000_RESETTING, &adapter->state));
23606cf5
RW		 3581
3582 pm_runtime_get_sync(&pdev->dev);
3583
3584 if (!test_bit(__E1000_DOWN, &adapter->state)) {
3585 e1000e_down(adapter);
3586 e1000_free_irq(adapter);
3587 }
bc7f75fa 3588 e1000_power_down_phy(adapter);
bc7f75fa
AK		 3589
3590 e1000e_free_tx_resources(adapter);
3591 e1000e_free_rx_resources(adapter);
3592
ad68076e
BA		 3593 /*
3594 * kill manageability vlan ID if supported, but not if a vlan with
3595 * the same ID is registered on the host OS (let 8021q kill it)
3596 */
bc7f75fa
AK		 3597 if ((adapter->hw.mng_cookie.status &
3598 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) &&
3599 !(adapter->vlgrp &&
3600 vlan_group_get_device(adapter->vlgrp, adapter->mng_vlan_id)))
3601 e1000_vlan_rx_kill_vid(netdev, adapter->mng_vlan_id);
3602
ad68076e
BA		 3603 /*
3604 * If AMT is enabled, let the firmware know that the network
3605 * interface is now closed
3606 */
c43bc57e 3607 if (adapter->flags & FLAG_HAS_AMT)
bc7f75fa
AK		 3608 e1000_release_hw_control(adapter);
3609
23606cf5
RW		 3610 pm_runtime_put_sync(&pdev->dev);
3611
bc7f75fa
AK		 3612 return 0;
3613}
3614/**
3615 * e1000_set_mac - Change the Ethernet Address of the NIC
3616 * @netdev: network interface device structure
3617 * @p: pointer to an address structure
3618 *
3619 * Returns 0 on success, negative on failure
3620 **/
3621static int e1000_set_mac(struct net_device *netdev, void *p)
3622{
3623 struct e1000_adapter *adapter = netdev_priv(netdev);
3624 struct sockaddr *addr = p;
3625
3626 if (!is_valid_ether_addr(addr->sa_data))
3627 return -EADDRNOTAVAIL;
3628
3629 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
3630 memcpy(adapter->hw.mac.addr, addr->sa_data, netdev->addr_len);
3631
3632 e1000e_rar_set(&adapter->hw, adapter->hw.mac.addr, 0);
3633
3634 if (adapter->flags & FLAG_RESET_OVERWRITES_LAA) {
3635 /* activate the work around */
3636 e1000e_set_laa_state_82571(&adapter->hw, 1);
3637
ad68076e
BA		 3638 /*
3639 * Hold a copy of the LAA in RAR[14] This is done so that
bc7f75fa
AK		 3640 * between the time RAR[0] gets clobbered and the time it
3641 * gets fixed (in e1000_watchdog), the actual LAA is in one
3642 * of the RARs and no incoming packets directed to this port
3643 * are dropped. Eventually the LAA will be in RAR[0] and
ad68076e
BA		 3644 * RAR[14]
3645 */
bc7f75fa
AK		 3646 e1000e_rar_set(&adapter->hw,
3647 adapter->hw.mac.addr,
3648 adapter->hw.mac.rar_entry_count - 1);
3649 }
3650
3651 return 0;
3652}
3653
a8f88ff5
JB		 3654/**
3655 * e1000e_update_phy_task - work thread to update phy
3656 * @work: pointer to our work struct
3657 *
3658 * this worker thread exists because we must acquire a
3659 * semaphore to read the phy, which we could msleep while
3660 * waiting for it, and we can't msleep in a timer.
3661 **/
3662static void e1000e_update_phy_task(struct work_struct *work)
3663{
3664 struct e1000_adapter *adapter = container_of(work,
3665 struct e1000_adapter, update_phy_task);
3666 e1000_get_phy_info(&adapter->hw);
3667}
3668
ad68076e
BA		 3669/*
3670 * Need to wait a few seconds after link up to get diagnostic information from
3671 * the phy
3672 */
bc7f75fa
AK		 3673static void e1000_update_phy_info(unsigned long data)
3674{
3675 struct e1000_adapter *adapter = (struct e1000_adapter *) data;
a8f88ff5 3676 schedule_work(&adapter->update_phy_task);
bc7f75fa
AK		 3677}
3678
3679/**
3680 * e1000e_update_stats - Update the board statistics counters
3681 * @adapter: board private structure
3682 **/
3683void e1000e_update_stats(struct e1000_adapter *adapter)
3684{
7274c20f 3685 struct net_device *netdev = adapter->netdev;
bc7f75fa
AK		 3686 struct e1000_hw *hw = &adapter->hw;
3687 struct pci_dev *pdev = adapter->pdev;
a4f58f54 3688 u16 phy_data;
bc7f75fa
AK		 3689
3690 /*
3691 * Prevent stats update while adapter is being reset, or if the pci
3692 * connection is down.
3693 */
3694 if (adapter->link_speed == 0)
3695 return;
3696 if (pci_channel_offline(pdev))
3697 return;
3698
bc7f75fa
AK		 3699 adapter->stats.crcerrs += er32(CRCERRS);
3700 adapter->stats.gprc += er32(GPRC);
7c25769f
BA		 3701 adapter->stats.gorc += er32(GORCL);
3702 er32(GORCH); /* Clear gorc */
bc7f75fa
AK		 3703 adapter->stats.bprc += er32(BPRC);
3704 adapter->stats.mprc += er32(MPRC);
3705 adapter->stats.roc += er32(ROC);
3706
bc7f75fa 3707 adapter->stats.mpc += er32(MPC);
a4f58f54
BA		 3708 if ((hw->phy.type == e1000_phy_82578) ||
3709 (hw->phy.type == e1000_phy_82577)) {
3710 e1e_rphy(hw, HV_SCC_UPPER, &phy_data);
29477e24
BA		 3711 if (!e1e_rphy(hw, HV_SCC_LOWER, &phy_data))
3712 adapter->stats.scc += phy_data;
a4f58f54
BA		 3713
3714 e1e_rphy(hw, HV_ECOL_UPPER, &phy_data);
29477e24
BA		 3715 if (!e1e_rphy(hw, HV_ECOL_LOWER, &phy_data))
3716 adapter->stats.ecol += phy_data;
a4f58f54
BA		 3717
3718 e1e_rphy(hw, HV_MCC_UPPER, &phy_data);
29477e24
BA		 3719 if (!e1e_rphy(hw, HV_MCC_LOWER, &phy_data))
3720 adapter->stats.mcc += phy_data;
a4f58f54
BA		 3721
3722 e1e_rphy(hw, HV_LATECOL_UPPER, &phy_data);
29477e24
BA		 3723 if (!e1e_rphy(hw, HV_LATECOL_LOWER, &phy_data))
3724 adapter->stats.latecol += phy_data;
a4f58f54
BA		 3725
3726 e1e_rphy(hw, HV_DC_UPPER, &phy_data);
29477e24
BA		 3727 if (!e1e_rphy(hw, HV_DC_LOWER, &phy_data))
3728 adapter->stats.dc += phy_data;
a4f58f54
BA		 3729 } else {
3730 adapter->stats.scc += er32(SCC);
3731 adapter->stats.ecol += er32(ECOL);
3732 adapter->stats.mcc += er32(MCC);
3733 adapter->stats.latecol += er32(LATECOL);
3734 adapter->stats.dc += er32(DC);
3735 }
bc7f75fa
AK		 3736 adapter->stats.xonrxc += er32(XONRXC);
3737 adapter->stats.xontxc += er32(XONTXC);
3738 adapter->stats.xoffrxc += er32(XOFFRXC);
3739 adapter->stats.xofftxc += er32(XOFFTXC);
bc7f75fa 3740 adapter->stats.gptc += er32(GPTC);
7c25769f
BA		 3741 adapter->stats.gotc += er32(GOTCL);
3742 er32(GOTCH); /* Clear gotc */
bc7f75fa
AK		 3743 adapter->stats.rnbc += er32(RNBC);
3744 adapter->stats.ruc += er32(RUC);
bc7f75fa
AK		 3745
3746 adapter->stats.mptc += er32(MPTC);
3747 adapter->stats.bptc += er32(BPTC);
3748
3749 /* used for adaptive IFS */
3750
3751 hw->mac.tx_packet_delta = er32(TPT);
3752 adapter->stats.tpt += hw->mac.tx_packet_delta;
a4f58f54
BA		 3753 if ((hw->phy.type == e1000_phy_82578) ||
3754 (hw->phy.type == e1000_phy_82577)) {
3755 e1e_rphy(hw, HV_COLC_UPPER, &phy_data);
29477e24
BA		 3756 if (!e1e_rphy(hw, HV_COLC_LOWER, &phy_data))
3757 hw->mac.collision_delta = phy_data;
a4f58f54
BA		 3758 } else {
3759 hw->mac.collision_delta = er32(COLC);
3760 }
bc7f75fa
AK		 3761 adapter->stats.colc += hw->mac.collision_delta;
3762
3763 adapter->stats.algnerrc += er32(ALGNERRC);
3764 adapter->stats.rxerrc += er32(RXERRC);
a4f58f54
BA		 3765 if ((hw->phy.type == e1000_phy_82578) ||
3766 (hw->phy.type == e1000_phy_82577)) {
3767 e1e_rphy(hw, HV_TNCRS_UPPER, &phy_data);
29477e24
BA		 3768 if (!e1e_rphy(hw, HV_TNCRS_LOWER, &phy_data))
3769 adapter->stats.tncrs += phy_data;
a4f58f54
BA		 3770 } else {
3771 if ((hw->mac.type != e1000_82574) &&
3772 (hw->mac.type != e1000_82583))
3773 adapter->stats.tncrs += er32(TNCRS);
3774 }
bc7f75fa
AK		 3775 adapter->stats.cexterr += er32(CEXTERR);
3776 adapter->stats.tsctc += er32(TSCTC);
3777 adapter->stats.tsctfc += er32(TSCTFC);
3778
bc7f75fa 3779 /* Fill out the OS statistics structure */
7274c20f
AK		 3780 netdev->stats.multicast = adapter->stats.mprc;
3781 netdev->stats.collisions = adapter->stats.colc;
bc7f75fa
AK		 3782
3783 /* Rx Errors */
3784
ad68076e
BA		 3785 /*
3786 * RLEC on some newer hardware can be incorrect so build
3787 * our own version based on RUC and ROC
3788 */
7274c20f 3789 netdev->stats.rx_errors = adapter->stats.rxerrc +
bc7f75fa
AK		 3790 adapter->stats.crcerrs + adapter->stats.algnerrc +
3791 adapter->stats.ruc + adapter->stats.roc +
3792 adapter->stats.cexterr;
7274c20f 3793 netdev->stats.rx_length_errors = adapter->stats.ruc +
bc7f75fa 3794 adapter->stats.roc;
7274c20f
AK		 3795 netdev->stats.rx_crc_errors = adapter->stats.crcerrs;
3796 netdev->stats.rx_frame_errors = adapter->stats.algnerrc;
3797 netdev->stats.rx_missed_errors = adapter->stats.mpc;
bc7f75fa
AK		 3798
3799 /* Tx Errors */
7274c20f 3800 netdev->stats.tx_errors = adapter->stats.ecol +
bc7f75fa 3801 adapter->stats.latecol;
7274c20f
AK		 3802 netdev->stats.tx_aborted_errors = adapter->stats.ecol;
3803 netdev->stats.tx_window_errors = adapter->stats.latecol;
3804 netdev->stats.tx_carrier_errors = adapter->stats.tncrs;
bc7f75fa
AK		 3805
3806 /* Tx Dropped needs to be maintained elsewhere */
3807
bc7f75fa
AK		 3808 /* Management Stats */
3809 adapter->stats.mgptc += er32(MGTPTC);
3810 adapter->stats.mgprc += er32(MGTPRC);
3811 adapter->stats.mgpdc += er32(MGTPDC);
bc7f75fa
AK		 3812}
3813
7c25769f
BA		 3814/**
3815 * e1000_phy_read_status - Update the PHY register status snapshot
3816 * @adapter: board private structure
3817 **/
3818static void e1000_phy_read_status(struct e1000_adapter *adapter)
3819{
3820 struct e1000_hw *hw = &adapter->hw;
3821 struct e1000_phy_regs *phy = &adapter->phy_regs;
3822 int ret_val;
7c25769f
BA		 3823
3824 if ((er32(STATUS) & E1000_STATUS_LU) &&
3825 (adapter->hw.phy.media_type == e1000_media_type_copper)) {
3826 ret_val = e1e_rphy(hw, PHY_CONTROL, &phy->bmcr);
3827 ret_val |= e1e_rphy(hw, PHY_STATUS, &phy->bmsr);
3828 ret_val |= e1e_rphy(hw, PHY_AUTONEG_ADV, &phy->advertise);
3829 ret_val |= e1e_rphy(hw, PHY_LP_ABILITY, &phy->lpa);
3830 ret_val |= e1e_rphy(hw, PHY_AUTONEG_EXP, &phy->expansion);
3831 ret_val |= e1e_rphy(hw, PHY_1000T_CTRL, &phy->ctrl1000);
3832 ret_val |= e1e_rphy(hw, PHY_1000T_STATUS, &phy->stat1000);
3833 ret_val |= e1e_rphy(hw, PHY_EXT_STATUS, &phy->estatus);
3834 if (ret_val)
44defeb3 3835 e_warn("Error reading PHY register\n");
7c25769f
BA		 3836 } else {
3837 /*
3838 * Do not read PHY registers if link is not up
3839 * Set values to typical power-on defaults
3840 */
3841 phy->bmcr = (BMCR_SPEED1000 | BMCR_ANENABLE | BMCR_FULLDPLX);
3842 phy->bmsr = (BMSR_100FULL | BMSR_100HALF | BMSR_10FULL |
3843 BMSR_10HALF | BMSR_ESTATEN | BMSR_ANEGCAPABLE |
3844 BMSR_ERCAP);
3845 phy->advertise = (ADVERTISE_PAUSE_ASYM | ADVERTISE_PAUSE_CAP |
3846 ADVERTISE_ALL | ADVERTISE_CSMA);
3847 phy->lpa = 0;
3848 phy->expansion = EXPANSION_ENABLENPAGE;
3849 phy->ctrl1000 = ADVERTISE_1000FULL;
3850 phy->stat1000 = 0;
3851 phy->estatus = (ESTATUS_1000_TFULL | ESTATUS_1000_THALF);
3852 }
7c25769f
BA		 3853}
3854
bc7f75fa
AK		 3855static void e1000_print_link_info(struct e1000_adapter *adapter)
3856{
bc7f75fa
AK		 3857 struct e1000_hw *hw = &adapter->hw;
3858 u32 ctrl = er32(CTRL);
3859
8f12fe86
BA		 3860 /* Link status message must follow this format for user tools */
3861 printk(KERN_INFO "e1000e: %s NIC Link is Up %d Mbps %s, "
3862 "Flow Control: %s\n",
3863 adapter->netdev->name,
44defeb3
JK		 3864 adapter->link_speed,
3865 (adapter->link_duplex == FULL_DUPLEX) ?
3866 "Full Duplex" : "Half Duplex",
3867 ((ctrl & E1000_CTRL_TFCE) && (ctrl & E1000_CTRL_RFCE)) ?
3868 "RX/TX" :
3869 ((ctrl & E1000_CTRL_RFCE) ? "RX" :
3870 ((ctrl & E1000_CTRL_TFCE) ? "TX" : "None" )));
bc7f75fa
AK		 3871}
3872
b405e8df 3873bool e1000e_has_link(struct e1000_adapter *adapter)
318a94d6
JK		 3874{
3875 struct e1000_hw *hw = &adapter->hw;
3876 bool link_active = 0;
3877 s32 ret_val = 0;
3878
3879 /*
3880 * get_link_status is set on LSC (link status) interrupt or
3881 * Rx sequence error interrupt. get_link_status will stay
3882 * false until the check_for_link establishes link
3883 * for copper adapters ONLY
3884 */
3885 switch (hw->phy.media_type) {
3886 case e1000_media_type_copper:
3887 if (hw->mac.get_link_status) {
3888 ret_val = hw->mac.ops.check_for_link(hw);
3889 link_active = !hw->mac.get_link_status;
3890 } else {
3891 link_active = 1;
3892 }
3893 break;
3894 case e1000_media_type_fiber:
3895 ret_val = hw->mac.ops.check_for_link(hw);
3896 link_active = !!(er32(STATUS) & E1000_STATUS_LU);
3897 break;
3898 case e1000_media_type_internal_serdes:
3899 ret_val = hw->mac.ops.check_for_link(hw);
3900 link_active = adapter->hw.mac.serdes_has_link;
3901 break;
3902 default:
3903 case e1000_media_type_unknown:
3904 break;
3905 }
3906
3907 if ((ret_val == E1000_ERR_PHY) && (hw->phy.type == e1000_phy_igp_3) &&
3908 (er32(CTRL) & E1000_PHY_CTRL_GBE_DISABLE)) {
3909 /* See e1000_kmrn_lock_loss_workaround_ich8lan() */
44defeb3 3910 e_info("Gigabit has been disabled, downgrading speed\n");
318a94d6
JK		 3911 }
3912
3913 return link_active;
3914}
3915
3916static void e1000e_enable_receives(struct e1000_adapter *adapter)
3917{
3918 /* make sure the receive unit is started */
3919 if ((adapter->flags & FLAG_RX_NEEDS_RESTART) &&
3920 (adapter->flags & FLAG_RX_RESTART_NOW)) {
3921 struct e1000_hw *hw = &adapter->hw;
3922 u32 rctl = er32(RCTL);
3923 ew32(RCTL, rctl | E1000_RCTL_EN);
3924 adapter->flags &= ~FLAG_RX_RESTART_NOW;
3925 }
3926}
3927
bc7f75fa
AK		 3928/**
3929 * e1000_watchdog - Timer Call-back
3930 * @data: pointer to adapter cast into an unsigned long
3931 **/
3932static void e1000_watchdog(unsigned long data)
3933{
3934 struct e1000_adapter *adapter = (struct e1000_adapter *) data;
3935
3936 /* Do the rest outside of interrupt context */
3937 schedule_work(&adapter->watchdog_task);
3938
3939 /* TODO: make this use queue_delayed_work() */
3940}
3941
3942static void e1000_watchdog_task(struct work_struct *work)
3943{
3944 struct e1000_adapter *adapter = container_of(work,
3945 struct e1000_adapter, watchdog_task);
bc7f75fa
AK		 3946 struct net_device *netdev = adapter->netdev;
3947 struct e1000_mac_info *mac = &adapter->hw.mac;
75eb0fad 3948 struct e1000_phy_info *phy = &adapter->hw.phy;
bc7f75fa
AK		 3949 struct e1000_ring *tx_ring = adapter->tx_ring;
3950 struct e1000_hw *hw = &adapter->hw;
3951 u32 link, tctl;
bc7f75fa
AK		 3952 int tx_pending = 0;
3953
b405e8df 3954 link = e1000e_has_link(adapter);
318a94d6 3955 if ((netif_carrier_ok(netdev)) && link) {
23606cf5
RW		 3956 /* Cancel scheduled suspend requests. */
3957 pm_runtime_resume(netdev->dev.parent);
3958
318a94d6 3959 e1000e_enable_receives(adapter);
bc7f75fa 3960 goto link_up;
bc7f75fa
AK		 3961 }
3962
3963 if ((e1000e_enable_tx_pkt_filtering(hw)) &&
3964 (adapter->mng_vlan_id != adapter->hw.mng_cookie.vlan_id))
3965 e1000_update_mng_vlan(adapter);
3966
bc7f75fa
AK		 3967 if (link) {
3968 if (!netif_carrier_ok(netdev)) {
3969 bool txb2b = 1;
23606cf5
RW		 3970
3971 /* Cancel scheduled suspend requests. */
3972 pm_runtime_resume(netdev->dev.parent);
3973
318a94d6 3974 /* update snapshot of PHY registers on LSC */
7c25769f 3975 e1000_phy_read_status(adapter);
bc7f75fa
AK		 3976 mac->ops.get_link_up_info(&adapter->hw,
3977 &adapter->link_speed,
3978 &adapter->link_duplex);
3979 e1000_print_link_info(adapter);
f4187b56
BA		 3980 /*
3981 * On supported PHYs, check for duplex mismatch only
3982 * if link has autonegotiated at 10/100 half
3983 */
3984 if ((hw->phy.type == e1000_phy_igp_3 ||
3985 hw->phy.type == e1000_phy_bm) &&
3986 (hw->mac.autoneg == true) &&
3987 (adapter->link_speed == SPEED_10 ||
3988 adapter->link_speed == SPEED_100) &&
3989 (adapter->link_duplex == HALF_DUPLEX)) {
3990 u16 autoneg_exp;
3991
3992 e1e_rphy(hw, PHY_AUTONEG_EXP, &autoneg_exp);
3993
3994 if (!(autoneg_exp & NWAY_ER_LP_NWAY_CAPS))
3995 e_info("Autonegotiated half duplex but"
3996 " link partner cannot autoneg. "
3997 " Try forcing full duplex if "
3998 "link gets many collisions.\n");
3999 }
4000
f49c57e1 4001 /* adjust timeout factor according to speed/duplex */
bc7f75fa
AK		 4002 adapter->tx_timeout_factor = 1;
4003 switch (adapter->link_speed) {
4004 case SPEED_10:
4005 txb2b = 0;
10f1b492 4006 adapter->tx_timeout_factor = 16;
bc7f75fa
AK		 4007 break;
4008 case SPEED_100:
4009 txb2b = 0;
4c86e0b9 4010 adapter->tx_timeout_factor = 10;
bc7f75fa
AK		 4011 break;
4012 }
4013
ad68076e
BA		 4014 /*
4015 * workaround: re-program speed mode bit after
4016 * link-up event
4017 */
bc7f75fa
AK		 4018 if ((adapter->flags & FLAG_TARC_SPEED_MODE_BIT) &&
4019 !txb2b) {
4020 u32 tarc0;
e9ec2c0f 4021 tarc0 = er32(TARC(0));
bc7f75fa 4022 tarc0 &= ~SPEED_MODE_BIT;
e9ec2c0f 4023 ew32(TARC(0), tarc0);
bc7f75fa
AK		 4024 }
4025
ad68076e
BA		 4026 /*
4027 * disable TSO for pcie and 10/100 speeds, to avoid
4028 * some hardware issues
4029 */
bc7f75fa
AK		 4030 if (!(adapter->flags & FLAG_TSO_FORCE)) {
4031 switch (adapter->link_speed) {
4032 case SPEED_10:
4033 case SPEED_100:
44defeb3 4034 e_info("10/100 speed: disabling TSO\n");
bc7f75fa
AK		 4035 netdev->features &= ~NETIF_F_TSO;
4036 netdev->features &= ~NETIF_F_TSO6;
4037 break;
4038 case SPEED_1000:
4039 netdev->features |= NETIF_F_TSO;
4040 netdev->features |= NETIF_F_TSO6;
4041 break;
4042 default:
4043 /* oops */
4044 break;
4045 }
4046 }
4047
ad68076e
BA		 4048 /*
4049 * enable transmits in the hardware, need to do this
4050 * after setting TARC(0)
4051 */
bc7f75fa
AK		 4052 tctl = er32(TCTL);
4053 tctl |= E1000_TCTL_EN;
4054 ew32(TCTL, tctl);
4055
75eb0fad
BA		 4056 /*
4057 * Perform any post-link-up configuration before
4058 * reporting link up.
4059 */
4060 if (phy->ops.cfg_on_link_up)
4061 phy->ops.cfg_on_link_up(hw);
4062
bc7f75fa 4063 netif_carrier_on(netdev);
bc7f75fa
AK		 4064
4065 if (!test_bit(__E1000_DOWN, &adapter->state))
4066 mod_timer(&adapter->phy_info_timer,
4067 round_jiffies(jiffies + 2 * HZ));
bc7f75fa
AK		 4068 }
4069 } else {
4070 if (netif_carrier_ok(netdev)) {
4071 adapter->link_speed = 0;
4072 adapter->link_duplex = 0;
8f12fe86
BA		 4073 /* Link status message must follow this format */
4074 printk(KERN_INFO "e1000e: %s NIC Link is Down\n",
4075 adapter->netdev->name);
bc7f75fa 4076 netif_carrier_off(netdev);
bc7f75fa
AK		 4077 if (!test_bit(__E1000_DOWN, &adapter->state))
4078 mod_timer(&adapter->phy_info_timer,
4079 round_jiffies(jiffies + 2 * HZ));
4080
4081 if (adapter->flags & FLAG_RX_NEEDS_RESTART)
4082 schedule_work(&adapter->reset_task);
23606cf5
RW		 4083 else
4084 pm_schedule_suspend(netdev->dev.parent,
4085 LINK_TIMEOUT);
bc7f75fa
AK		 4086 }
4087 }
4088
4089link_up:
4090 e1000e_update_stats(adapter);
4091
4092 mac->tx_packet_delta = adapter->stats.tpt - adapter->tpt_old;
4093 adapter->tpt_old = adapter->stats.tpt;
4094 mac->collision_delta = adapter->stats.colc - adapter->colc_old;
4095 adapter->colc_old = adapter->stats.colc;
4096
7c25769f
BA		 4097 adapter->gorc = adapter->stats.gorc - adapter->gorc_old;
4098 adapter->gorc_old = adapter->stats.gorc;
4099 adapter->gotc = adapter->stats.gotc - adapter->gotc_old;
4100 adapter->gotc_old = adapter->stats.gotc;
bc7f75fa
AK		 4101
4102 e1000e_update_adaptive(&adapter->hw);
4103
4104 if (!netif_carrier_ok(netdev)) {
4105 tx_pending = (e1000_desc_unused(tx_ring) + 1 <
4106 tx_ring->count);
4107 if (tx_pending) {
ad68076e
BA		 4108 /*
4109 * We've lost link, so the controller stops DMA,
bc7f75fa
AK		 4110 * but we've got queued Tx work that's never going
4111 * to get done, so reset controller to flush Tx.
ad68076e
BA		 4112 * (Do the reset outside of interrupt context).
4113 */
bc7f75fa
AK		 4114 adapter->tx_timeout_count++;
4115 schedule_work(&adapter->reset_task);
c2d5ab49
JB		 4116 /* return immediately since reset is imminent */
4117 return;
bc7f75fa
AK		 4118 }
4119 }
4120
eab2abf5
JB		 4121 /* Simple mode for Interrupt Throttle Rate (ITR) */
4122 if (adapter->itr_setting == 4) {
4123 /*
4124 * Symmetric Tx/Rx gets a reduced ITR=2000;
4125 * Total asymmetrical Tx or Rx gets ITR=8000;
4126 * everyone else is between 2000-8000.
4127 */
4128 u32 goc = (adapter->gotc + adapter->gorc) / 10000;
4129 u32 dif = (adapter->gotc > adapter->gorc ?
4130 adapter->gotc - adapter->gorc :
4131 adapter->gorc - adapter->gotc) / 10000;
4132 u32 itr = goc > 0 ? (dif * 6000 / goc + 2000) : 8000;
4133
4134 ew32(ITR, 1000000000 / (itr * 256));
4135 }
4136
ad68076e 4137 /* Cause software interrupt to ensure Rx ring is cleaned */
4662e82b
BA		 4138 if (adapter->msix_entries)
4139 ew32(ICS, adapter->rx_ring->ims_val);
4140 else
4141 ew32(ICS, E1000_ICS_RXDMT0);
bc7f75fa
AK		 4142
4143 /* Force detection of hung controller every watchdog period */
4144 adapter->detect_tx_hung = 1;
4145
ad68076e
BA		 4146 /*
4147 * With 82571 controllers, LAA may be overwritten due to controller
4148 * reset from the other port. Set the appropriate LAA in RAR[0]
4149 */
bc7f75fa
AK		 4150 if (e1000e_get_laa_state_82571(hw))
4151 e1000e_rar_set(hw, adapter->hw.mac.addr, 0);
4152
4153 /* Reset the timer */
4154 if (!test_bit(__E1000_DOWN, &adapter->state))
4155 mod_timer(&adapter->watchdog_timer,
4156 round_jiffies(jiffies + 2 * HZ));
4157}
4158
4159#define E1000_TX_FLAGS_CSUM 0x00000001
4160#define E1000_TX_FLAGS_VLAN 0x00000002
4161#define E1000_TX_FLAGS_TSO 0x00000004
4162#define E1000_TX_FLAGS_IPV4 0x00000008
4163#define E1000_TX_FLAGS_VLAN_MASK 0xffff0000
4164#define E1000_TX_FLAGS_VLAN_SHIFT 16
4165
4166static int e1000_tso(struct e1000_adapter *adapter,
4167 struct sk_buff *skb)
4168{
4169 struct e1000_ring *tx_ring = adapter->tx_ring;
4170 struct e1000_context_desc *context_desc;
4171 struct e1000_buffer *buffer_info;
4172 unsigned int i;
4173 u32 cmd_length = 0;
4174 u16 ipcse = 0, tucse, mss;
4175 u8 ipcss, ipcso, tucss, tucso, hdr_len;
4176 int err;
4177
3d5e33c9
BA		 4178 if (!skb_is_gso(skb))
4179 return 0;
bc7f75fa 4180
3d5e33c9
BA		 4181 if (skb_header_cloned(skb)) {
4182 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
4183 if (err)
4184 return err;
bc7f75fa
AK		 4185 }
4186
3d5e33c9
BA		 4187 hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
4188 mss = skb_shinfo(skb)->gso_size;
4189 if (skb->protocol == htons(ETH_P_IP)) {
4190 struct iphdr *iph = ip_hdr(skb);
4191 iph->tot_len = 0;
4192 iph->check = 0;
4193 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr, iph->daddr,
4194 0, IPPROTO_TCP, 0);
4195 cmd_length = E1000_TXD_CMD_IP;
4196 ipcse = skb_transport_offset(skb) - 1;
8e1e8a47 4197 } else if (skb_is_gso_v6(skb)) {
3d5e33c9
BA		 4198 ipv6_hdr(skb)->payload_len = 0;
4199 tcp_hdr(skb)->check = ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
4200 &ipv6_hdr(skb)->daddr,
4201 0, IPPROTO_TCP, 0);
4202 ipcse = 0;
4203 }
4204 ipcss = skb_network_offset(skb);
4205 ipcso = (void *)&(ip_hdr(skb)->check) - (void *)skb->data;
4206 tucss = skb_transport_offset(skb);
4207 tucso = (void *)&(tcp_hdr(skb)->check) - (void *)skb->data;
4208 tucse = 0;
4209
4210 cmd_length |= (E1000_TXD_CMD_DEXT | E1000_TXD_CMD_TSE |
4211 E1000_TXD_CMD_TCP | (skb->len - (hdr_len)));
4212
4213 i = tx_ring->next_to_use;
4214 context_desc = E1000_CONTEXT_DESC(*tx_ring, i);
4215 buffer_info = &tx_ring->buffer_info[i];
4216
4217 context_desc->lower_setup.ip_fields.ipcss = ipcss;
4218 context_desc->lower_setup.ip_fields.ipcso = ipcso;
4219 context_desc->lower_setup.ip_fields.ipcse = cpu_to_le16(ipcse);
4220 context_desc->upper_setup.tcp_fields.tucss = tucss;
4221 context_desc->upper_setup.tcp_fields.tucso = tucso;
4222 context_desc->upper_setup.tcp_fields.tucse = cpu_to_le16(tucse);
4223 context_desc->tcp_seg_setup.fields.mss = cpu_to_le16(mss);
4224 context_desc->tcp_seg_setup.fields.hdr_len = hdr_len;
4225 context_desc->cmd_and_length = cpu_to_le32(cmd_length);
4226
4227 buffer_info->time_stamp = jiffies;
4228 buffer_info->next_to_watch = i;
4229
4230 i++;
4231 if (i == tx_ring->count)
4232 i = 0;
4233 tx_ring->next_to_use = i;
4234
4235 return 1;
bc7f75fa
AK		 4236}
4237
4238static bool e1000_tx_csum(struct e1000_adapter *adapter, struct sk_buff *skb)
4239{
4240 struct e1000_ring *tx_ring = adapter->tx_ring;
4241 struct e1000_context_desc *context_desc;
4242 struct e1000_buffer *buffer_info;
4243 unsigned int i;
4244 u8 css;
af807c82 4245 u32 cmd_len = E1000_TXD_CMD_DEXT;
5f66f208 4246 __be16 protocol;
bc7f75fa 4247
af807c82
DG		 4248 if (skb->ip_summed != CHECKSUM_PARTIAL)
4249 return 0;
bc7f75fa 4250
5f66f208
AJ		 4251 if (skb->protocol == cpu_to_be16(ETH_P_8021Q))
4252 protocol = vlan_eth_hdr(skb)->h_vlan_encapsulated_proto;
4253 else
4254 protocol = skb->protocol;
4255
3f518390 4256 switch (protocol) {
09640e63 4257 case cpu_to_be16(ETH_P_IP):
af807c82
DG		 4258 if (ip_hdr(skb)->protocol == IPPROTO_TCP)
4259 cmd_len |= E1000_TXD_CMD_TCP;
4260 break;
09640e63 4261 case cpu_to_be16(ETH_P_IPV6):
af807c82
DG		 4262 /* XXX not handling all IPV6 headers */
4263 if (ipv6_hdr(skb)->nexthdr == IPPROTO_TCP)
4264 cmd_len |= E1000_TXD_CMD_TCP;
4265 break;
4266 default:
4267 if (unlikely(net_ratelimit()))
5f66f208
AJ		 4268 e_warn("checksum_partial proto=%x!\n",
4269 be16_to_cpu(protocol));
af807c82 4270 break;
bc7f75fa
AK		 4271 }
4272
af807c82
DG		 4273 css = skb_transport_offset(skb);
4274
4275 i = tx_ring->next_to_use;
4276 buffer_info = &tx_ring->buffer_info[i];
4277 context_desc = E1000_CONTEXT_DESC(*tx_ring, i);
4278
4279 context_desc->lower_setup.ip_config = 0;
4280 context_desc->upper_setup.tcp_fields.tucss = css;
4281 context_desc->upper_setup.tcp_fields.tucso =
4282 css + skb->csum_offset;
4283 context_desc->upper_setup.tcp_fields.tucse = 0;
4284 context_desc->tcp_seg_setup.data = 0;
4285 context_desc->cmd_and_length = cpu_to_le32(cmd_len);
4286
4287 buffer_info->time_stamp = jiffies;
4288 buffer_info->next_to_watch = i;
4289
4290 i++;
4291 if (i == tx_ring->count)
4292 i = 0;
4293 tx_ring->next_to_use = i;
4294
4295 return 1;
bc7f75fa
AK		 4296}
4297
4298#define E1000_MAX_PER_TXD 8192
4299#define E1000_MAX_TXD_PWR 12
4300
4301static int e1000_tx_map(struct e1000_adapter *adapter,
4302 struct sk_buff *skb, unsigned int first,
4303 unsigned int max_per_txd, unsigned int nr_frags,
4304 unsigned int mss)
4305{
4306 struct e1000_ring *tx_ring = adapter->tx_ring;
03b1320d 4307 struct pci_dev *pdev = adapter->pdev;
1b7719c4 4308 struct e1000_buffer *buffer_info;
8ddc951c 4309 unsigned int len = skb_headlen(skb);
03b1320d 4310 unsigned int offset = 0, size, count = 0, i;
9ed318d5 4311 unsigned int f, bytecount, segs;
bc7f75fa
AK		 4312
4313 i = tx_ring->next_to_use;
4314
4315 while (len) {
1b7719c4 4316 buffer_info = &tx_ring->buffer_info[i];
bc7f75fa
AK		 4317 size = min(len, max_per_txd);
4318
bc7f75fa 4319 buffer_info->length = size;
bc7f75fa 4320 buffer_info->time_stamp = jiffies;
bc7f75fa 4321 buffer_info->next_to_watch = i;
0be3f55f
NN		 4322 buffer_info->dma = dma_map_single(&pdev->dev,
4323 skb->data + offset,
4324 size, DMA_TO_DEVICE);
03b1320d 4325 buffer_info->mapped_as_page = false;
0be3f55f 4326 if (dma_mapping_error(&pdev->dev, buffer_info->dma))
03b1320d 4327 goto dma_error;
bc7f75fa
AK		 4328
4329 len -= size;
4330 offset += size;
03b1320d 4331 count++;
1b7719c4
AD		 4332
4333 if (len) {
4334 i++;
4335 if (i == tx_ring->count)
4336 i = 0;
4337 }
bc7f75fa
AK		 4338 }
4339
4340 for (f = 0; f < nr_frags; f++) {
4341 struct skb_frag_struct *frag;
4342
4343 frag = &skb_shinfo(skb)->frags[f];
4344 len = frag->size;
03b1320d 4345 offset = frag->page_offset;
bc7f75fa
AK		 4346
4347 while (len) {
1b7719c4
AD		 4348 i++;
4349 if (i == tx_ring->count)
4350 i = 0;
4351
bc7f75fa
AK		 4352 buffer_info = &tx_ring->buffer_info[i];
4353 size = min(len, max_per_txd);
bc7f75fa
AK		 4354
4355 buffer_info->length = size;
4356 buffer_info->time_stamp = jiffies;
bc7f75fa 4357 buffer_info->next_to_watch = i;
0be3f55f 4358 buffer_info->dma = dma_map_page(&pdev->dev, frag->page,
03b1320d 4359 offset, size,
0be3f55f 4360 DMA_TO_DEVICE);
03b1320d 4361 buffer_info->mapped_as_page = true;
0be3f55f 4362 if (dma_mapping_error(&pdev->dev, buffer_info->dma))
03b1320d 4363 goto dma_error;
bc7f75fa
AK		 4364
4365 len -= size;
4366 offset += size;
4367 count++;
bc7f75fa
AK		 4368 }
4369 }
4370
9ed318d5
TH		 4371 segs = skb_shinfo(skb)->gso_segs ?: 1;
4372 /* multiply data chunks by size of headers */
4373 bytecount = ((segs - 1) * skb_headlen(skb)) + skb->len;
4374
bc7f75fa 4375 tx_ring->buffer_info[i].skb = skb;
9ed318d5
TH		 4376 tx_ring->buffer_info[i].segs = segs;
4377 tx_ring->buffer_info[i].bytecount = bytecount;
bc7f75fa
AK		 4378 tx_ring->buffer_info[first].next_to_watch = i;
4379
4380 return count;
03b1320d
AD		 4381
4382dma_error:
4383 dev_err(&pdev->dev, "TX DMA map failed\n");
4384 buffer_info->dma = 0;
c1fa347f 4385 if (count)
03b1320d 4386 count--;
c1fa347f
RK		 4387
4388 while (count--) {
4389 if (i==0)
03b1320d 4390 i += tx_ring->count;
c1fa347f 4391 i--;
03b1320d
AD		 4392 buffer_info = &tx_ring->buffer_info[i];
4393 e1000_put_txbuf(adapter, buffer_info);;
4394 }
4395
4396 return 0;
bc7f75fa
AK		 4397}
4398
4399static void e1000_tx_queue(struct e1000_adapter *adapter,
4400 int tx_flags, int count)
4401{
4402 struct e1000_ring *tx_ring = adapter->tx_ring;
4403 struct e1000_tx_desc *tx_desc = NULL;
4404 struct e1000_buffer *buffer_info;
4405 u32 txd_upper = 0, txd_lower = E1000_TXD_CMD_IFCS;
4406 unsigned int i;
4407
4408 if (tx_flags & E1000_TX_FLAGS_TSO) {
4409 txd_lower |= E1000_TXD_CMD_DEXT | E1000_TXD_DTYP_D |
4410 E1000_TXD_CMD_TSE;
4411 txd_upper |= E1000_TXD_POPTS_TXSM << 8;
4412
4413 if (tx_flags & E1000_TX_FLAGS_IPV4)
4414 txd_upper |= E1000_TXD_POPTS_IXSM << 8;
4415 }
4416
4417 if (tx_flags & E1000_TX_FLAGS_CSUM) {
4418 txd_lower |= E1000_TXD_CMD_DEXT | E1000_TXD_DTYP_D;
4419 txd_upper |= E1000_TXD_POPTS_TXSM << 8;
4420 }
4421
4422 if (tx_flags & E1000_TX_FLAGS_VLAN) {
4423 txd_lower |= E1000_TXD_CMD_VLE;
4424 txd_upper |= (tx_flags & E1000_TX_FLAGS_VLAN_MASK);
4425 }
4426
4427 i = tx_ring->next_to_use;
4428
4429 while (count--) {
4430 buffer_info = &tx_ring->buffer_info[i];
4431 tx_desc = E1000_TX_DESC(*tx_ring, i);
4432 tx_desc->buffer_addr = cpu_to_le64(buffer_info->dma);
4433 tx_desc->lower.data =
4434 cpu_to_le32(txd_lower | buffer_info->length);
4435 tx_desc->upper.data = cpu_to_le32(txd_upper);
4436
4437 i++;
4438 if (i == tx_ring->count)
4439 i = 0;
4440 }
4441
4442 tx_desc->lower.data |= cpu_to_le32(adapter->txd_cmd);
4443
ad68076e
BA		 4444 /*
4445 * Force memory writes to complete before letting h/w
bc7f75fa
AK		 4446 * know there are new descriptors to fetch. (Only
4447 * applicable for weak-ordered memory model archs,
ad68076e
BA		 4448 * such as IA-64).
4449 */
bc7f75fa
AK		 4450 wmb();
4451
4452 tx_ring->next_to_use = i;
4453 writel(i, adapter->hw.hw_addr + tx_ring->tail);
ad68076e
BA		 4454 /*
4455 * we need this if more than one processor can write to our tail
4456 * at a time, it synchronizes IO on IA64/Altix systems
4457 */
bc7f75fa
AK		 4458 mmiowb();
4459}
4460
4461#define MINIMUM_DHCP_PACKET_SIZE 282
4462static int e1000_transfer_dhcp_info(struct e1000_adapter *adapter,
4463 struct sk_buff *skb)
4464{
4465 struct e1000_hw *hw = &adapter->hw;
4466 u16 length, offset;
4467
4468 if (vlan_tx_tag_present(skb)) {
8e95a202
JP		 4469 if (!((vlan_tx_tag_get(skb) == adapter->hw.mng_cookie.vlan_id) &&
4470 (adapter->hw.mng_cookie.status &
bc7f75fa
AK		 4471 E1000_MNG_DHCP_COOKIE_STATUS_VLAN)))
4472 return 0;
4473 }
4474
4475 if (skb->len <= MINIMUM_DHCP_PACKET_SIZE)
4476 return 0;
4477
4478 if (((struct ethhdr *) skb->data)->h_proto != htons(ETH_P_IP))
4479 return 0;
4480
4481 {
4482 const struct iphdr *ip = (struct iphdr *)((u8 *)skb->data+14);
4483 struct udphdr *udp;
4484
4485 if (ip->protocol != IPPROTO_UDP)
4486 return 0;
4487
4488 udp = (struct udphdr *)((u8 *)ip + (ip->ihl << 2));
4489 if (ntohs(udp->dest) != 67)
4490 return 0;
4491
4492 offset = (u8 *)udp + 8 - skb->data;
4493 length = skb->len - offset;
4494 return e1000e_mng_write_dhcp_info(hw, (u8 *)udp + 8, length);
4495 }
4496
4497 return 0;
4498}
4499
4500static int __e1000_maybe_stop_tx(struct net_device *netdev, int size)
4501{
4502 struct e1000_adapter *adapter = netdev_priv(netdev);
4503
4504 netif_stop_queue(netdev);
ad68076e
BA		 4505 /*
4506 * Herbert's original patch had:
bc7f75fa 4507 * smp_mb__after_netif_stop_queue();
ad68076e
BA		 4508 * but since that doesn't exist yet, just open code it.
4509 */
bc7f75fa
AK		 4510 smp_mb();
4511
ad68076e
BA		 4512 /*
4513 * We need to check again in a case another CPU has just
4514 * made room available.
4515 */
bc7f75fa
AK		 4516 if (e1000_desc_unused(adapter->tx_ring) < size)
4517 return -EBUSY;
4518
4519 /* A reprieve! */
4520 netif_start_queue(netdev);
4521 ++adapter->restart_queue;
4522 return 0;
4523}
4524
4525static int e1000_maybe_stop_tx(struct net_device *netdev, int size)
4526{
4527 struct e1000_adapter *adapter = netdev_priv(netdev);
4528
4529 if (e1000_desc_unused(adapter->tx_ring) >= size)
4530 return 0;
4531 return __e1000_maybe_stop_tx(netdev, size);
4532}
4533
4534#define TXD_USE_COUNT(S, X) (((S) >> (X)) + 1 )
3b29a56d
SH		 4535static netdev_tx_t e1000_xmit_frame(struct sk_buff *skb,
4536 struct net_device *netdev)
bc7f75fa
AK		 4537{
4538 struct e1000_adapter *adapter = netdev_priv(netdev);
4539 struct e1000_ring *tx_ring = adapter->tx_ring;
4540 unsigned int first;
4541 unsigned int max_per_txd = E1000_MAX_PER_TXD;
4542 unsigned int max_txd_pwr = E1000_MAX_TXD_PWR;
4543 unsigned int tx_flags = 0;
e743d313 4544 unsigned int len = skb_headlen(skb);
4e6c709c
AK		 4545 unsigned int nr_frags;
4546 unsigned int mss;
bc7f75fa
AK		 4547 int count = 0;
4548 int tso;
4549 unsigned int f;
bc7f75fa
AK		 4550
4551 if (test_bit(__E1000_DOWN, &adapter->state)) {
4552 dev_kfree_skb_any(skb);
4553 return NETDEV_TX_OK;
4554 }
4555
4556 if (skb->len <= 0) {
4557 dev_kfree_skb_any(skb);
4558 return NETDEV_TX_OK;
4559 }
4560
4561 mss = skb_shinfo(skb)->gso_size;
ad68076e
BA		 4562 /*
4563 * The controller does a simple calculation to
bc7f75fa
AK		 4564 * make sure there is enough room in the FIFO before
4565 * initiating the DMA for each buffer. The calc is:
4566 * 4 = ceil(buffer len/mss). To make sure we don't
4567 * overrun the FIFO, adjust the max buffer len if mss
ad68076e
BA		 4568 * drops.
4569 */
bc7f75fa
AK		 4570 if (mss) {
4571 u8 hdr_len;
4572 max_per_txd = min(mss << 2, max_per_txd);
4573 max_txd_pwr = fls(max_per_txd) - 1;
4574
ad68076e
BA		 4575 /*
4576 * TSO Workaround for 82571/2/3 Controllers -- if skb->data
4577 * points to just header, pull a few bytes of payload from
4578 * frags into skb->data
4579 */
bc7f75fa 4580 hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
ad68076e
BA		 4581 /*
4582 * we do this workaround for ES2LAN, but it is un-necessary,
4583 * avoiding it could save a lot of cycles
4584 */
4e6c709c 4585 if (skb->data_len && (hdr_len == len)) {
bc7f75fa
AK		 4586 unsigned int pull_size;
4587
4588 pull_size = min((unsigned int)4, skb->data_len);
4589 if (!__pskb_pull_tail(skb, pull_size)) {
44defeb3 4590 e_err("__pskb_pull_tail failed.\n");
bc7f75fa
AK		 4591 dev_kfree_skb_any(skb);
4592 return NETDEV_TX_OK;
4593 }
e743d313 4594 len = skb_headlen(skb);
bc7f75fa
AK		 4595 }
4596 }
4597
4598 /* reserve a descriptor for the offload context */
4599 if ((mss) || (skb->ip_summed == CHECKSUM_PARTIAL))
4600 count++;
4601 count++;
4602
4603 count += TXD_USE_COUNT(len, max_txd_pwr);
4604
4605 nr_frags = skb_shinfo(skb)->nr_frags;
4606 for (f = 0; f < nr_frags; f++)
4607 count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size,
4608 max_txd_pwr);
4609
4610 if (adapter->hw.mac.tx_pkt_filtering)
4611 e1000_transfer_dhcp_info(adapter, skb);
4612
ad68076e
BA		 4613 /*
4614 * need: count + 2 desc gap to keep tail from touching
4615 * head, otherwise try next time
4616 */
92af3e95 4617 if (e1000_maybe_stop_tx(netdev, count + 2))
bc7f75fa 4618 return NETDEV_TX_BUSY;
bc7f75fa
AK		 4619
4620 if (adapter->vlgrp && vlan_tx_tag_present(skb)) {
4621 tx_flags |= E1000_TX_FLAGS_VLAN;
4622 tx_flags |= (vlan_tx_tag_get(skb) << E1000_TX_FLAGS_VLAN_SHIFT);
4623 }
4624
4625 first = tx_ring->next_to_use;
4626
4627 tso = e1000_tso(adapter, skb);
4628 if (tso < 0) {
4629 dev_kfree_skb_any(skb);
bc7f75fa
AK		 4630 return NETDEV_TX_OK;
4631 }
4632
4633 if (tso)
4634 tx_flags |= E1000_TX_FLAGS_TSO;
4635 else if (e1000_tx_csum(adapter, skb))
4636 tx_flags |= E1000_TX_FLAGS_CSUM;
4637
ad68076e
BA		 4638 /*
4639 * Old method was to assume IPv4 packet by default if TSO was enabled.
bc7f75fa 4640 * 82571 hardware supports TSO capabilities for IPv6 as well...
ad68076e
BA		 4641 * no longer assume, we must.
4642 */
bc7f75fa
AK		 4643 if (skb->protocol == htons(ETH_P_IP))
4644 tx_flags |= E1000_TX_FLAGS_IPV4;
4645
1b7719c4 4646 /* if count is 0 then mapping error has occured */
bc7f75fa 4647 count = e1000_tx_map(adapter, skb, first, max_per_txd, nr_frags, mss);
1b7719c4
AD		 4648 if (count) {
4649 e1000_tx_queue(adapter, tx_flags, count);
1b7719c4
AD		 4650 /* Make sure there is space in the ring for the next send. */
4651 e1000_maybe_stop_tx(netdev, MAX_SKB_FRAGS + 2);
4652
4653 } else {
bc7f75fa 4654 dev_kfree_skb_any(skb);
1b7719c4
AD		 4655 tx_ring->buffer_info[first].time_stamp = 0;
4656 tx_ring->next_to_use = first;
bc7f75fa
AK		 4657 }
4658
bc7f75fa
AK		 4659 return NETDEV_TX_OK;
4660}
4661
4662/**
4663 * e1000_tx_timeout - Respond to a Tx Hang
4664 * @netdev: network interface device structure
4665 **/
4666static void e1000_tx_timeout(struct net_device *netdev)
4667{
4668 struct e1000_adapter *adapter = netdev_priv(netdev);
4669
4670 /* Do the reset outside of interrupt context */
4671 adapter->tx_timeout_count++;
4672 schedule_work(&adapter->reset_task);
4673}
4674
4675static void e1000_reset_task(struct work_struct *work)
4676{
4677 struct e1000_adapter *adapter;
4678 adapter = container_of(work, struct e1000_adapter, reset_task);
4679
84f4ee90
TI		 4680 e1000e_dump(adapter);
4681 e_err("Reset adapter\n");
bc7f75fa
AK		 4682 e1000e_reinit_locked(adapter);
4683}
4684
4685/**
4686 * e1000_get_stats - Get System Network Statistics
4687 * @netdev: network interface device structure
4688 *
4689 * Returns the address of the device statistics structure.
4690 * The statistics are actually updated from the timer callback.
4691 **/
4692static struct net_device_stats *e1000_get_stats(struct net_device *netdev)
4693{
bc7f75fa 4694 /* only return the current stats */
7274c20f 4695 return &netdev->stats;
bc7f75fa
AK		 4696}
4697
4698/**
4699 * e1000_change_mtu - Change the Maximum Transfer Unit
4700 * @netdev: network interface device structure
4701 * @new_mtu: new value for maximum frame size
4702 *
4703 * Returns 0 on success, negative on failure
4704 **/
4705static int e1000_change_mtu(struct net_device *netdev, int new_mtu)
4706{
4707 struct e1000_adapter *adapter = netdev_priv(netdev);
4708 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
4709
2adc55c9
BA		 4710 /* Jumbo frame support */
4711 if ((max_frame > ETH_FRAME_LEN + ETH_FCS_LEN) &&
4712 !(adapter->flags & FLAG_HAS_JUMBO_FRAMES)) {
4713 e_err("Jumbo Frames not supported.\n");
bc7f75fa
AK		 4714 return -EINVAL;
4715 }
4716
2adc55c9
BA		 4717 /* Supported frame sizes */
4718 if ((new_mtu < ETH_ZLEN + ETH_FCS_LEN + VLAN_HLEN) ||
4719 (max_frame > adapter->max_hw_frame_size)) {
4720 e_err("Unsupported MTU setting\n");
bc7f75fa
AK		 4721 return -EINVAL;
4722 }
4723
6f461f6c
BA		 4724 /* 82573 Errata 17 */
4725 if (((adapter->hw.mac.type == e1000_82573) ||
4726 (adapter->hw.mac.type == e1000_82574)) &&
4727 (max_frame > ETH_FRAME_LEN + ETH_FCS_LEN)) {
4728 adapter->flags2 |= FLAG2_DISABLE_ASPM_L1;
4729 e1000e_disable_aspm(adapter->pdev, PCIE_LINK_STATE_L1);
4730 }
4731
bc7f75fa
AK		 4732 while (test_and_set_bit(__E1000_RESETTING, &adapter->state))
4733 msleep(1);
610c9928 4734 /* e1000e_down -> e1000e_reset dependent on max_frame_size & mtu */
318a94d6 4735 adapter->max_frame_size = max_frame;
610c9928
BA		 4736 e_info("changing MTU from %d to %d\n", netdev->mtu, new_mtu);
4737 netdev->mtu = new_mtu;
bc7f75fa
AK		 4738 if (netif_running(netdev))
4739 e1000e_down(adapter);
4740
ad68076e
BA		 4741 /*
4742 * NOTE: netdev_alloc_skb reserves 16 bytes, and typically NET_IP_ALIGN
bc7f75fa
AK		 4743 * means we reserve 2 more, this pushes us to allocate from the next
4744 * larger slab size.
ad68076e 4745 * i.e. RXBUFFER_2048 --> size-4096 slab
97ac8cae
BA		 4746 * However with the new *_jumbo_rx* routines, jumbo receives will use
4747 * fragmented skbs
ad68076e 4748 */
bc7f75fa 4749
9926146b 4750 if (max_frame <= 2048)
bc7f75fa
AK		 4751 adapter->rx_buffer_len = 2048;
4752 else
4753 adapter->rx_buffer_len = 4096;
4754
4755 /* adjust allocation if LPE protects us, and we aren't using SBP */
4756 if ((max_frame == ETH_FRAME_LEN + ETH_FCS_LEN) ||
4757 (max_frame == ETH_FRAME_LEN + VLAN_HLEN + ETH_FCS_LEN))
4758 adapter->rx_buffer_len = ETH_FRAME_LEN + VLAN_HLEN
ad68076e 4759 + ETH_FCS_LEN;
bc7f75fa 4760
bc7f75fa
AK		 4761 if (netif_running(netdev))
4762 e1000e_up(adapter);
4763 else
4764 e1000e_reset(adapter);
4765
4766 clear_bit(__E1000_RESETTING, &adapter->state);
4767
4768 return 0;
4769}
4770
4771static int e1000_mii_ioctl(struct net_device *netdev, struct ifreq *ifr,
4772 int cmd)
4773{
4774 struct e1000_adapter *adapter = netdev_priv(netdev);
4775 struct mii_ioctl_data *data = if_mii(ifr);
bc7f75fa 4776
318a94d6 4777 if (adapter->hw.phy.media_type != e1000_media_type_copper)
bc7f75fa
AK		 4778 return -EOPNOTSUPP;
4779
4780 switch (cmd) {
4781 case SIOCGMIIPHY:
4782 data->phy_id = adapter->hw.phy.addr;
4783 break;
4784 case SIOCGMIIREG:
b16a002e
BA		 4785 e1000_phy_read_status(adapter);
4786
7c25769f
BA		 4787 switch (data->reg_num & 0x1F) {
4788 case MII_BMCR:
4789 data->val_out = adapter->phy_regs.bmcr;
4790 break;
4791 case MII_BMSR:
4792 data->val_out = adapter->phy_regs.bmsr;
4793 break;
4794 case MII_PHYSID1:
4795 data->val_out = (adapter->hw.phy.id >> 16);
4796 break;
4797 case MII_PHYSID2:
4798 data->val_out = (adapter->hw.phy.id & 0xFFFF);
4799 break;
4800 case MII_ADVERTISE:
4801 data->val_out = adapter->phy_regs.advertise;
4802 break;
4803 case MII_LPA:
4804 data->val_out = adapter->phy_regs.lpa;
4805 break;
4806 case MII_EXPANSION:
4807 data->val_out = adapter->phy_regs.expansion;
4808 break;
4809 case MII_CTRL1000:
4810 data->val_out = adapter->phy_regs.ctrl1000;
4811 break;
4812 case MII_STAT1000:
4813 data->val_out = adapter->phy_regs.stat1000;
4814 break;
4815 case MII_ESTATUS:
4816 data->val_out = adapter->phy_regs.estatus;
4817 break;
4818 default:
bc7f75fa
AK		 4819 return -EIO;
4820 }
bc7f75fa
AK		 4821 break;
4822 case SIOCSMIIREG:
4823 default:
4824 return -EOPNOTSUPP;
4825 }
4826 return 0;
4827}
4828
4829static int e1000_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
4830{
4831 switch (cmd) {
4832 case SIOCGMIIPHY:
4833 case SIOCGMIIREG:
4834 case SIOCSMIIREG:
4835 return e1000_mii_ioctl(netdev, ifr, cmd);
4836 default:
4837 return -EOPNOTSUPP;
4838 }
4839}
4840
a4f58f54
BA		 4841static int e1000_init_phy_wakeup(struct e1000_adapter *adapter, u32 wufc)
4842{
4843 struct e1000_hw *hw = &adapter->hw;
4844 u32 i, mac_reg;
4845 u16 phy_reg;
4846 int retval = 0;
4847
4848 /* copy MAC RARs to PHY RARs */
4849 for (i = 0; i < adapter->hw.mac.rar_entry_count; i++) {
4850 mac_reg = er32(RAL(i));
4851 e1e_wphy(hw, BM_RAR_L(i), (u16)(mac_reg & 0xFFFF));
4852 e1e_wphy(hw, BM_RAR_M(i), (u16)((mac_reg >> 16) & 0xFFFF));
4853 mac_reg = er32(RAH(i));
4854 e1e_wphy(hw, BM_RAR_H(i), (u16)(mac_reg & 0xFFFF));
4855 e1e_wphy(hw, BM_RAR_CTRL(i), (u16)((mac_reg >> 16) & 0xFFFF));
4856 }
4857
4858 /* copy MAC MTA to PHY MTA */
4859 for (i = 0; i < adapter->hw.mac.mta_reg_count; i++) {
4860 mac_reg = E1000_READ_REG_ARRAY(hw, E1000_MTA, i);
4861 e1e_wphy(hw, BM_MTA(i), (u16)(mac_reg & 0xFFFF));
4862 e1e_wphy(hw, BM_MTA(i) + 1, (u16)((mac_reg >> 16) & 0xFFFF));
4863 }
4864
4865 /* configure PHY Rx Control register */
4866 e1e_rphy(&adapter->hw, BM_RCTL, &phy_reg);
4867 mac_reg = er32(RCTL);
4868 if (mac_reg & E1000_RCTL_UPE)
4869 phy_reg |= BM_RCTL_UPE;
4870 if (mac_reg & E1000_RCTL_MPE)
4871 phy_reg |= BM_RCTL_MPE;
4872 phy_reg &= ~(BM_RCTL_MO_MASK);
4873 if (mac_reg & E1000_RCTL_MO_3)
4874 phy_reg |= (((mac_reg & E1000_RCTL_MO_3) >> E1000_RCTL_MO_SHIFT)
4875 << BM_RCTL_MO_SHIFT);
4876 if (mac_reg & E1000_RCTL_BAM)
4877 phy_reg |= BM_RCTL_BAM;
4878 if (mac_reg & E1000_RCTL_PMCF)
4879 phy_reg |= BM_RCTL_PMCF;
4880 mac_reg = er32(CTRL);
4881 if (mac_reg & E1000_CTRL_RFCE)
4882 phy_reg |= BM_RCTL_RFCE;
4883 e1e_wphy(&adapter->hw, BM_RCTL, phy_reg);
4884
4885 /* enable PHY wakeup in MAC register */
4886 ew32(WUFC, wufc);
4887 ew32(WUC, E1000_WUC_PHY_WAKE | E1000_WUC_PME_EN);
4888
4889 /* configure and enable PHY wakeup in PHY registers */
4890 e1e_wphy(&adapter->hw, BM_WUFC, wufc);
4891 e1e_wphy(&adapter->hw, BM_WUC, E1000_WUC_PME_EN);
4892
4893 /* activate PHY wakeup */
94d8186a 4894 retval = hw->phy.ops.acquire(hw);
a4f58f54
BA		 4895 if (retval) {
4896 e_err("Could not acquire PHY\n");
4897 return retval;
4898 }
4899 e1000e_write_phy_reg_mdic(hw, IGP01E1000_PHY_PAGE_SELECT,
4900 (BM_WUC_ENABLE_PAGE << IGP_PAGE_SHIFT));
4901 retval = e1000e_read_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, &phy_reg);
4902 if (retval) {
4903 e_err("Could not read PHY page 769\n");
4904 goto out;
4905 }
4906 phy_reg |= BM_WUC_ENABLE_BIT | BM_WUC_HOST_WU_BIT;
4907 retval = e1000e_write_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, phy_reg);
4908 if (retval)
4909 e_err("Could not set PHY Host Wakeup bit\n");
4910out:
94d8186a 4911 hw->phy.ops.release(hw);
a4f58f54
BA		 4912
4913 return retval;
4914}
4915
23606cf5
RW		 4916static int __e1000_shutdown(struct pci_dev *pdev, bool *enable_wake,
4917 bool runtime)
bc7f75fa
AK		 4918{
4919 struct net_device *netdev = pci_get_drvdata(pdev);
4920 struct e1000_adapter *adapter = netdev_priv(netdev);
4921 struct e1000_hw *hw = &adapter->hw;
4922 u32 ctrl, ctrl_ext, rctl, status;
23606cf5
RW		 4923 /* Runtime suspend should only enable wakeup for link changes */
4924 u32 wufc = runtime ? E1000_WUFC_LNKC : adapter->wol;
bc7f75fa
AK		 4925 int retval = 0;
4926
4927 netif_device_detach(netdev);
4928
4929 if (netif_running(netdev)) {
4930 WARN_ON(test_bit(__E1000_RESETTING, &adapter->state));
4931 e1000e_down(adapter);
4932 e1000_free_irq(adapter);
4933 }
4662e82b 4934 e1000e_reset_interrupt_capability(adapter);
bc7f75fa
AK		 4935
4936 retval = pci_save_state(pdev);
4937 if (retval)
4938 return retval;
4939
4940 status = er32(STATUS);
4941 if (status & E1000_STATUS_LU)
4942 wufc &= ~E1000_WUFC_LNKC;
4943
4944 if (wufc) {
4945 e1000_setup_rctl(adapter);
4946 e1000_set_multi(netdev);
4947
4948 /* turn on all-multi mode if wake on multicast is enabled */
4949 if (wufc & E1000_WUFC_MC) {
4950 rctl = er32(RCTL);
4951 rctl |= E1000_RCTL_MPE;
4952 ew32(RCTL, rctl);
4953 }
4954
4955 ctrl = er32(CTRL);
4956 /* advertise wake from D3Cold */
4957 #define E1000_CTRL_ADVD3WUC 0x00100000
4958 /* phy power management enable */
4959 #define E1000_CTRL_EN_PHY_PWR_MGMT 0x00200000
a4f58f54
BA		 4960 ctrl |= E1000_CTRL_ADVD3WUC;
4961 if (!(adapter->flags2 & FLAG2_HAS_PHY_WAKEUP))
4962 ctrl |= E1000_CTRL_EN_PHY_PWR_MGMT;
bc7f75fa
AK		 4963 ew32(CTRL, ctrl);
4964
318a94d6
JK		 4965 if (adapter->hw.phy.media_type == e1000_media_type_fiber ||
4966 adapter->hw.phy.media_type ==
4967 e1000_media_type_internal_serdes) {
bc7f75fa
AK		 4968 /* keep the laser running in D3 */
4969 ctrl_ext = er32(CTRL_EXT);
93a23f48 4970 ctrl_ext |= E1000_CTRL_EXT_SDP3_DATA;
bc7f75fa
AK		 4971 ew32(CTRL_EXT, ctrl_ext);
4972 }
4973
97ac8cae
BA		 4974 if (adapter->flags & FLAG_IS_ICH)
4975 e1000e_disable_gig_wol_ich8lan(&adapter->hw);
4976
bc7f75fa
AK		 4977 /* Allow time for pending master requests to run */
4978 e1000e_disable_pcie_master(&adapter->hw);
4979
82776a4b 4980 if (adapter->flags2 & FLAG2_HAS_PHY_WAKEUP) {
a4f58f54
BA		 4981 /* enable wakeup by the PHY */
4982 retval = e1000_init_phy_wakeup(adapter, wufc);
4983 if (retval)
4984 return retval;
4985 } else {
4986 /* enable wakeup by the MAC */
4987 ew32(WUFC, wufc);
4988 ew32(WUC, E1000_WUC_PME_EN);
4989 }
bc7f75fa
AK		 4990 } else {
4991 ew32(WUC, 0);
4992 ew32(WUFC, 0);
bc7f75fa
AK		 4993 }
4994
4f9de721
RW		 4995 *enable_wake = !!wufc;
4996
bc7f75fa 4997 /* make sure adapter isn't asleep if manageability is enabled */
82776a4b
BA		 4998 if ((adapter->flags & FLAG_MNG_PT_ENABLED) ||
4999 (hw->mac.ops.check_mng_mode(hw)))
4f9de721 5000 *enable_wake = true;
bc7f75fa
AK		 5001
5002 if (adapter->hw.phy.type == e1000_phy_igp_3)
5003 e1000e_igp3_phy_powerdown_workaround_ich8lan(&adapter->hw);
5004
ad68076e
BA		 5005 /*
5006 * Release control of h/w to f/w. If f/w is AMT enabled, this
5007 * would have already happened in close and is redundant.
5008 */
bc7f75fa
AK		 5009 e1000_release_hw_control(adapter);
5010
5011 pci_disable_device(pdev);
5012
4f9de721
RW		 5013 return 0;
5014}
5015
5016static void e1000_power_off(struct pci_dev *pdev, bool sleep, bool wake)
5017{
5018 if (sleep && wake) {
5019 pci_prepare_to_sleep(pdev);
5020 return;
5021 }
5022
5023 pci_wake_from_d3(pdev, wake);
5024 pci_set_power_state(pdev, PCI_D3hot);
5025}
5026
5027static void e1000_complete_shutdown(struct pci_dev *pdev, bool sleep,
5028 bool wake)
5029{
5030 struct net_device *netdev = pci_get_drvdata(pdev);
5031 struct e1000_adapter *adapter = netdev_priv(netdev);
5032
005cbdfc
AD		 5033 /*
5034 * The pci-e switch on some quad port adapters will report a
5035 * correctable error when the MAC transitions from D0 to D3. To
5036 * prevent this we need to mask off the correctable errors on the
5037 * downstream port of the pci-e switch.
5038 */
5039 if (adapter->flags & FLAG_IS_QUAD_PORT) {
5040 struct pci_dev *us_dev = pdev->bus->self;
5041 int pos = pci_find_capability(us_dev, PCI_CAP_ID_EXP);
5042 u16 devctl;
5043
5044 pci_read_config_word(us_dev, pos + PCI_EXP_DEVCTL, &devctl);
5045 pci_write_config_word(us_dev, pos + PCI_EXP_DEVCTL,
5046 (devctl & ~PCI_EXP_DEVCTL_CERE));
5047
4f9de721 5048 e1000_power_off(pdev, sleep, wake);
005cbdfc
AD		 5049
5050 pci_write_config_word(us_dev, pos + PCI_EXP_DEVCTL, devctl);
5051 } else {
4f9de721 5052 e1000_power_off(pdev, sleep, wake);
005cbdfc 5053 }
bc7f75fa
AK		 5054}
5055
6f461f6c
BA		 5056#ifdef CONFIG_PCIEASPM
5057static void __e1000e_disable_aspm(struct pci_dev *pdev, u16 state)
5058{
5059 pci_disable_link_state(pdev, state);
5060}
5061#else
5062static void __e1000e_disable_aspm(struct pci_dev *pdev, u16 state)
1eae4eb2
AK		 5063{
5064 int pos;
6f461f6c 5065 u16 reg16;
1eae4eb2
AK		 5066
5067 /*
6f461f6c
BA		 5068 * Both device and parent should have the same ASPM setting.
5069 * Disable ASPM in downstream component first and then upstream.
1eae4eb2 5070 */
6f461f6c
BA		 5071 pos = pci_pcie_cap(pdev);
5072 pci_read_config_word(pdev, pos + PCI_EXP_LNKCTL, &reg16);
5073 reg16 &= ~state;
5074 pci_write_config_word(pdev, pos + PCI_EXP_LNKCTL, reg16);
5075
0c75ba22
AB		 5076 if (!pdev->bus->self)
5077 return;
5078
6f461f6c
BA		 5079 pos = pci_pcie_cap(pdev->bus->self);
5080 pci_read_config_word(pdev->bus->self, pos + PCI_EXP_LNKCTL, &reg16);
5081 reg16 &= ~state;
5082 pci_write_config_word(pdev->bus->self, pos + PCI_EXP_LNKCTL, reg16);
5083}
5084#endif
5085void e1000e_disable_aspm(struct pci_dev *pdev, u16 state)
5086{
5087 dev_info(&pdev->dev, "Disabling ASPM %s %s\n",
5088 (state & PCIE_LINK_STATE_L0S) ? "L0s" : "",
5089 (state & PCIE_LINK_STATE_L1) ? "L1" : "");
5090
5091 __e1000e_disable_aspm(pdev, state);
1eae4eb2
AK		 5092}
5093
a0340162 5094#ifdef CONFIG_PM_OPS
23606cf5
RW		 5095static bool e1000e_pm_ready(struct e1000_adapter *adapter)
5096{
5097 return !!adapter->tx_ring->buffer_info;
5098}
5099
23606cf5
RW		 5100static int __e1000_resume(struct pci_dev *pdev)
5101{
5102 struct net_device *netdev = pci_get_drvdata(pdev);
5103 struct e1000_adapter *adapter = netdev_priv(netdev);
5104 struct e1000_hw *hw = &adapter->hw;
5105 u32 err;
5106
bc7f75fa
AK		 5107 pci_set_power_state(pdev, PCI_D0);
5108 pci_restore_state(pdev);
28b8f04a 5109 pci_save_state(pdev);
6f461f6c
BA		 5110 if (adapter->flags2 & FLAG2_DISABLE_ASPM_L1)
5111 e1000e_disable_aspm(pdev, PCIE_LINK_STATE_L1);
bc7f75fa 5112
4662e82b 5113 e1000e_set_interrupt_capability(adapter);
bc7f75fa
AK		 5114 if (netif_running(netdev)) {
5115 err = e1000_request_irq(adapter);
5116 if (err)
5117 return err;
5118 }
5119
5120 e1000e_power_up_phy(adapter);
a4f58f54
BA		 5121
5122 /* report the system wakeup cause from S3/S4 */
5123 if (adapter->flags2 & FLAG2_HAS_PHY_WAKEUP) {
5124 u16 phy_data;
5125
5126 e1e_rphy(&adapter->hw, BM_WUS, &phy_data);
5127 if (phy_data) {
5128 e_info("PHY Wakeup cause - %s\n",
5129 phy_data & E1000_WUS_EX ? "Unicast Packet" :
5130 phy_data & E1000_WUS_MC ? "Multicast Packet" :
5131 phy_data & E1000_WUS_BC ? "Broadcast Packet" :
5132 phy_data & E1000_WUS_MAG ? "Magic Packet" :
5133 phy_data & E1000_WUS_LNKC ? "Link Status "
5134 " Change" : "other");
5135 }
5136 e1e_wphy(&adapter->hw, BM_WUS, ~0);
5137 } else {
5138 u32 wus = er32(WUS);
5139 if (wus) {
5140 e_info("MAC Wakeup cause - %s\n",
5141 wus & E1000_WUS_EX ? "Unicast Packet" :
5142 wus & E1000_WUS_MC ? "Multicast Packet" :
5143 wus & E1000_WUS_BC ? "Broadcast Packet" :
5144 wus & E1000_WUS_MAG ? "Magic Packet" :
5145 wus & E1000_WUS_LNKC ? "Link Status Change" :
5146 "other");
5147 }
5148 ew32(WUS, ~0);
5149 }
5150
bc7f75fa 5151 e1000e_reset(adapter);
bc7f75fa 5152
cd791618 5153 e1000_init_manageability_pt(adapter);
bc7f75fa
AK		 5154
5155 if (netif_running(netdev))
5156 e1000e_up(adapter);
5157
5158 netif_device_attach(netdev);
5159
ad68076e
BA		 5160 /*
5161 * If the controller has AMT, do not set DRV_LOAD until the interface
bc7f75fa 5162 * is up. For all other cases, let the f/w know that the h/w is now
ad68076e
BA		 5163 * under the control of the driver.
5164 */
c43bc57e 5165 if (!(adapter->flags & FLAG_HAS_AMT))
bc7f75fa
AK		 5166 e1000_get_hw_control(adapter);
5167
5168 return 0;
5169}
23606cf5 5170
a0340162
RW		 5171#ifdef CONFIG_PM_SLEEP
5172static int e1000_suspend(struct device *dev)
5173{
5174 struct pci_dev *pdev = to_pci_dev(dev);
5175 int retval;
5176 bool wake;
5177
5178 retval = __e1000_shutdown(pdev, &wake, false);
5179 if (!retval)
5180 e1000_complete_shutdown(pdev, true, wake);
5181
5182 return retval;
5183}
5184
23606cf5
RW		 5185static int e1000_resume(struct device *dev)
5186{
5187 struct pci_dev *pdev = to_pci_dev(dev);
5188 struct net_device *netdev = pci_get_drvdata(pdev);
5189 struct e1000_adapter *adapter = netdev_priv(netdev);
5190
5191 if (e1000e_pm_ready(adapter))
5192 adapter->idle_check = true;
5193
5194 return __e1000_resume(pdev);
5195}
a0340162
RW		 5196#endif /* CONFIG_PM_SLEEP */
5197
5198#ifdef CONFIG_PM_RUNTIME
5199static int e1000_runtime_suspend(struct device *dev)
5200{
5201 struct pci_dev *pdev = to_pci_dev(dev);
5202 struct net_device *netdev = pci_get_drvdata(pdev);
5203 struct e1000_adapter *adapter = netdev_priv(netdev);
5204
5205 if (e1000e_pm_ready(adapter)) {
5206 bool wake;
5207
5208 __e1000_shutdown(pdev, &wake, true);
5209 }
5210
5211 return 0;
5212}
5213
5214static int e1000_idle(struct device *dev)
5215{
5216 struct pci_dev *pdev = to_pci_dev(dev);
5217 struct net_device *netdev = pci_get_drvdata(pdev);
5218 struct e1000_adapter *adapter = netdev_priv(netdev);
5219
5220 if (!e1000e_pm_ready(adapter))
5221 return 0;
5222
5223 if (adapter->idle_check) {
5224 adapter->idle_check = false;
5225 if (!e1000e_has_link(adapter))
5226 pm_schedule_suspend(dev, MSEC_PER_SEC);
5227 }
5228
5229 return -EBUSY;
5230}
23606cf5
RW		 5231
5232static int e1000_runtime_resume(struct device *dev)
5233{
5234 struct pci_dev *pdev = to_pci_dev(dev);
5235 struct net_device *netdev = pci_get_drvdata(pdev);
5236 struct e1000_adapter *adapter = netdev_priv(netdev);
5237
5238 if (!e1000e_pm_ready(adapter))
5239 return 0;
5240
5241 adapter->idle_check = !dev->power.runtime_auto;
5242 return __e1000_resume(pdev);
5243}
a0340162
RW		 5244#endif /* CONFIG_PM_RUNTIME */
5245#endif /* CONFIG_PM_OPS */
bc7f75fa
AK		 5246
5247static void e1000_shutdown(struct pci_dev *pdev)
5248{
4f9de721
RW		 5249 bool wake = false;
5250
23606cf5 5251 __e1000_shutdown(pdev, &wake, false);
4f9de721
RW		 5252
5253 if (system_state == SYSTEM_POWER_OFF)
5254 e1000_complete_shutdown(pdev, false, wake);
bc7f75fa
AK		 5255}
5256
5257#ifdef CONFIG_NET_POLL_CONTROLLER
5258/*
5259 * Polling 'interrupt' - used by things like netconsole to send skbs
5260 * without having to re-enable interrupts. It's not called while
5261 * the interrupt routine is executing.
5262 */
5263static void e1000_netpoll(struct net_device *netdev)
5264{
5265 struct e1000_adapter *adapter = netdev_priv(netdev);
5266
5267 disable_irq(adapter->pdev->irq);
5268 e1000_intr(adapter->pdev->irq, netdev);
5269
bc7f75fa
AK		 5270 enable_irq(adapter->pdev->irq);
5271}
5272#endif
5273
5274/**
5275 * e1000_io_error_detected - called when PCI error is detected
5276 * @pdev: Pointer to PCI device
5277 * @state: The current pci connection state
5278 *
5279 * This function is called after a PCI bus error affecting
5280 * this device has been detected.
5281 */
5282static pci_ers_result_t e1000_io_error_detected(struct pci_dev *pdev,
5283 pci_channel_state_t state)
5284{
5285 struct net_device *netdev = pci_get_drvdata(pdev);
5286 struct e1000_adapter *adapter = netdev_priv(netdev);
5287
5288 netif_device_detach(netdev);
5289
c93b5a76
MM		 5290 if (state == pci_channel_io_perm_failure)
5291 return PCI_ERS_RESULT_DISCONNECT;
5292
bc7f75fa
AK		 5293 if (netif_running(netdev))
5294 e1000e_down(adapter);
5295 pci_disable_device(pdev);
5296
5297 /* Request a slot slot reset. */
5298 return PCI_ERS_RESULT_NEED_RESET;
5299}
5300
5301/**
5302 * e1000_io_slot_reset - called after the pci bus has been reset.
5303 * @pdev: Pointer to PCI device
5304 *
5305 * Restart the card from scratch, as if from a cold-boot. Implementation
5306 * resembles the first-half of the e1000_resume routine.
5307 */
5308static pci_ers_result_t e1000_io_slot_reset(struct pci_dev *pdev)
5309{
5310 struct net_device *netdev = pci_get_drvdata(pdev);
5311 struct e1000_adapter *adapter = netdev_priv(netdev);
5312 struct e1000_hw *hw = &adapter->hw;
6e4f6f6b 5313 int err;
111b9dc5 5314 pci_ers_result_t result;
bc7f75fa 5315
6f461f6c
BA		 5316 if (adapter->flags2 & FLAG2_DISABLE_ASPM_L1)
5317 e1000e_disable_aspm(pdev, PCIE_LINK_STATE_L1);
f0f422e5 5318 err = pci_enable_device_mem(pdev);
6e4f6f6b 5319 if (err) {
bc7f75fa
AK		 5320 dev_err(&pdev->dev,
5321 "Cannot re-enable PCI device after reset.\n");
111b9dc5
JB		 5322 result = PCI_ERS_RESULT_DISCONNECT;
5323 } else {
5324 pci_set_master(pdev);
23606cf5 5325 pdev->state_saved = true;
111b9dc5 5326 pci_restore_state(pdev);
bc7f75fa 5327
111b9dc5
JB		 5328 pci_enable_wake(pdev, PCI_D3hot, 0);
5329 pci_enable_wake(pdev, PCI_D3cold, 0);
bc7f75fa 5330
111b9dc5
JB		 5331 e1000e_reset(adapter);
5332 ew32(WUS, ~0);
5333 result = PCI_ERS_RESULT_RECOVERED;
5334 }
bc7f75fa 5335
111b9dc5
JB		 5336 pci_cleanup_aer_uncorrect_error_status(pdev);
5337
5338 return result;
bc7f75fa
AK		 5339}
5340
5341/**
5342 * e1000_io_resume - called when traffic can start flowing again.
5343 * @pdev: Pointer to PCI device
5344 *
5345 * This callback is called when the error recovery driver tells us that
5346 * its OK to resume normal operation. Implementation resembles the
5347 * second-half of the e1000_resume routine.
5348 */
5349static void e1000_io_resume(struct pci_dev *pdev)
5350{
5351 struct net_device *netdev = pci_get_drvdata(pdev);
5352 struct e1000_adapter *adapter = netdev_priv(netdev);
5353
cd791618 5354 e1000_init_manageability_pt(adapter);
bc7f75fa
AK		 5355
5356 if (netif_running(netdev)) {
5357 if (e1000e_up(adapter)) {
5358 dev_err(&pdev->dev,
5359 "can't bring device back up after reset\n");
5360 return;
5361 }
5362 }
5363
5364 netif_device_attach(netdev);
5365
ad68076e
BA		 5366 /*
5367 * If the controller has AMT, do not set DRV_LOAD until the interface
bc7f75fa 5368 * is up. For all other cases, let the f/w know that the h/w is now
ad68076e
BA		 5369 * under the control of the driver.
5370 */
c43bc57e 5371 if (!(adapter->flags & FLAG_HAS_AMT))
bc7f75fa
AK		 5372 e1000_get_hw_control(adapter);
5373
5374}
5375
5376static void e1000_print_device_info(struct e1000_adapter *adapter)
5377{
5378 struct e1000_hw *hw = &adapter->hw;
5379 struct net_device *netdev = adapter->netdev;
69e3fd8c 5380 u32 pba_num;
bc7f75fa
AK		 5381
5382 /* print bus type/speed/width info */
7c510e4b 5383 e_info("(PCI Express:2.5GB/s:%s) %pM\n",
44defeb3
JK		 5384 /* bus width */
5385 ((hw->bus.width == e1000_bus_width_pcie_x4) ? "Width x4" :
5386 "Width x1"),
5387 /* MAC address */
7c510e4b 5388 netdev->dev_addr);
44defeb3
JK		 5389 e_info("Intel(R) PRO/%s Network Connection\n",
5390 (hw->phy.type == e1000_phy_ife) ? "10/100" : "1000");
69e3fd8c 5391 e1000e_read_pba_num(hw, &pba_num);
44defeb3
JK		 5392 e_info("MAC: %d, PHY: %d, PBA No: %06x-%03x\n",
5393 hw->mac.type, hw->phy.type, (pba_num >> 8), (pba_num & 0xff));
bc7f75fa
AK		 5394}
5395
10aa4c04
AK		 5396static void e1000_eeprom_checks(struct e1000_adapter *adapter)
5397{
5398 struct e1000_hw *hw = &adapter->hw;
5399 int ret_val;
5400 u16 buf = 0;
5401
5402 if (hw->mac.type != e1000_82573)
5403 return;
5404
5405 ret_val = e1000_read_nvm(hw, NVM_INIT_CONTROL2_REG, 1, &buf);
e243455d 5406 if (!ret_val && (!(le16_to_cpu(buf) & (1 << 0)))) {
10aa4c04 5407 /* Deep Smart Power Down (DSPD) */
6c2a9efa
FP		 5408 dev_warn(&adapter->pdev->dev,
5409 "Warning: detected DSPD enabled in EEPROM\n");
10aa4c04 5410 }
10aa4c04
AK		 5411}
5412
651c2466
SH		 5413static const struct net_device_ops e1000e_netdev_ops = {
5414 .ndo_open = e1000_open,
5415 .ndo_stop = e1000_close,
00829823 5416 .ndo_start_xmit = e1000_xmit_frame,
651c2466
SH		 5417 .ndo_get_stats = e1000_get_stats,
5418 .ndo_set_multicast_list = e1000_set_multi,
5419 .ndo_set_mac_address = e1000_set_mac,
5420 .ndo_change_mtu = e1000_change_mtu,
5421 .ndo_do_ioctl = e1000_ioctl,
5422 .ndo_tx_timeout = e1000_tx_timeout,
5423 .ndo_validate_addr = eth_validate_addr,
5424
5425 .ndo_vlan_rx_register = e1000_vlan_rx_register,
5426 .ndo_vlan_rx_add_vid = e1000_vlan_rx_add_vid,
5427 .ndo_vlan_rx_kill_vid = e1000_vlan_rx_kill_vid,
5428#ifdef CONFIG_NET_POLL_CONTROLLER
5429 .ndo_poll_controller = e1000_netpoll,
5430#endif
5431};
5432
bc7f75fa
AK		 5433/**
5434 * e1000_probe - Device Initialization Routine
5435 * @pdev: PCI device information struct
5436 * @ent: entry in e1000_pci_tbl
5437 *
5438 * Returns 0 on success, negative on failure
5439 *
5440 * e1000_probe initializes an adapter identified by a pci_dev structure.
5441 * The OS initialization, configuring of the adapter private structure,
5442 * and a hardware reset occur.
5443 **/
5444static int __devinit e1000_probe(struct pci_dev *pdev,
5445 const struct pci_device_id *ent)
5446{
5447 struct net_device *netdev;
5448 struct e1000_adapter *adapter;
5449 struct e1000_hw *hw;
5450 const struct e1000_info *ei = e1000_info_tbl[ent->driver_data];
f47e81fc
BB		 5451 resource_size_t mmio_start, mmio_len;
5452 resource_size_t flash_start, flash_len;
bc7f75fa
AK		 5453
5454 static int cards_found;
5455 int i, err, pci_using_dac;
5456 u16 eeprom_data = 0;
5457 u16 eeprom_apme_mask = E1000_EEPROM_APME;
5458
6f461f6c
BA		 5459 if (ei->flags2 & FLAG2_DISABLE_ASPM_L1)
5460 e1000e_disable_aspm(pdev, PCIE_LINK_STATE_L1);
6e4f6f6b 5461
f0f422e5 5462 err = pci_enable_device_mem(pdev);
bc7f75fa
AK		 5463 if (err)
5464 return err;
5465
5466 pci_using_dac = 0;
0be3f55f 5467 err = dma_set_mask(&pdev->dev, DMA_BIT_MASK(64));
bc7f75fa 5468 if (!err) {
0be3f55f 5469 err = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(64));
bc7f75fa
AK		 5470 if (!err)
5471 pci_using_dac = 1;
5472 } else {
0be3f55f 5473 err = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32));
bc7f75fa 5474 if (err) {
0be3f55f
NN		 5475 err = dma_set_coherent_mask(&pdev->dev,
5476 DMA_BIT_MASK(32));
bc7f75fa
AK		 5477 if (err) {
5478 dev_err(&pdev->dev, "No usable DMA "
5479 "configuration, aborting\n");
5480 goto err_dma;
5481 }
5482 }
5483 }
5484
e8de1481 5485 err = pci_request_selected_regions_exclusive(pdev,
f0f422e5
BA		 5486 pci_select_bars(pdev, IORESOURCE_MEM),
5487 e1000e_driver_name);
bc7f75fa
AK		 5488 if (err)
5489 goto err_pci_reg;
5490
68eac460 5491 /* AER (Advanced Error Reporting) hooks */
19d5afd4 5492 pci_enable_pcie_error_reporting(pdev);
68eac460 5493
bc7f75fa 5494 pci_set_master(pdev);
438b365a
BA		 5495 /* PCI config space info */
5496 err = pci_save_state(pdev);
5497 if (err)
5498 goto err_alloc_etherdev;
bc7f75fa
AK		 5499
5500 err = -ENOMEM;
5501 netdev = alloc_etherdev(sizeof(struct e1000_adapter));
5502 if (!netdev)
5503 goto err_alloc_etherdev;
5504
bc7f75fa
AK		 5505 SET_NETDEV_DEV(netdev, &pdev->dev);
5506
f85e4dfa
TH		 5507 netdev->irq = pdev->irq;
5508
bc7f75fa
AK		 5509 pci_set_drvdata(pdev, netdev);
5510 adapter = netdev_priv(netdev);
5511 hw = &adapter->hw;
5512 adapter->netdev = netdev;
5513 adapter->pdev = pdev;
5514 adapter->ei = ei;
5515 adapter->pba = ei->pba;
5516 adapter->flags = ei->flags;
eb7c3adb 5517 adapter->flags2 = ei->flags2;
bc7f75fa
AK		 5518 adapter->hw.adapter = adapter;
5519 adapter->hw.mac.type = ei->mac;
2adc55c9 5520 adapter->max_hw_frame_size = ei->max_hw_frame_size;
bc7f75fa
AK		 5521 adapter->msg_enable = (1 << NETIF_MSG_DRV | NETIF_MSG_PROBE) - 1;
5522
5523 mmio_start = pci_resource_start(pdev, 0);
5524 mmio_len = pci_resource_len(pdev, 0);
5525
5526 err = -EIO;
5527 adapter->hw.hw_addr = ioremap(mmio_start, mmio_len);
5528 if (!adapter->hw.hw_addr)
5529 goto err_ioremap;
5530
5531 if ((adapter->flags & FLAG_HAS_FLASH) &&
5532 (pci_resource_flags(pdev, 1) & IORESOURCE_MEM)) {
5533 flash_start = pci_resource_start(pdev, 1);
5534 flash_len = pci_resource_len(pdev, 1);
5535 adapter->hw.flash_address = ioremap(flash_start, flash_len);
5536 if (!adapter->hw.flash_address)
5537 goto err_flashmap;
5538 }
5539
5540 /* construct the net_device struct */
651c2466 5541 netdev->netdev_ops = &e1000e_netdev_ops;
bc7f75fa 5542 e1000e_set_ethtool_ops(netdev);
bc7f75fa
AK		 5543 netdev->watchdog_timeo = 5 * HZ;
5544 netif_napi_add(netdev, &adapter->napi, e1000_clean, 64);
bc7f75fa
AK		 5545 strncpy(netdev->name, pci_name(pdev), sizeof(netdev->name) - 1);
5546
5547 netdev->mem_start = mmio_start;
5548 netdev->mem_end = mmio_start + mmio_len;
5549
5550 adapter->bd_number = cards_found++;
5551
4662e82b
BA		 5552 e1000e_check_options(adapter);
5553
bc7f75fa
AK		 5554 /* setup adapter struct */
5555 err = e1000_sw_init(adapter);
5556 if (err)
5557 goto err_sw_init;
5558
5559 err = -EIO;
5560
5561 memcpy(&hw->mac.ops, ei->mac_ops, sizeof(hw->mac.ops));
5562 memcpy(&hw->nvm.ops, ei->nvm_ops, sizeof(hw->nvm.ops));
5563 memcpy(&hw->phy.ops, ei->phy_ops, sizeof(hw->phy.ops));
5564
69e3fd8c 5565 err = ei->get_variants(adapter);
bc7f75fa
AK		 5566 if (err)
5567 goto err_hw_init;
5568
4a770358
BA		 5569 if ((adapter->flags & FLAG_IS_ICH) &&
5570 (adapter->flags & FLAG_READ_ONLY_NVM))
5571 e1000e_write_protect_nvm_ich8lan(&adapter->hw);
5572
bc7f75fa
AK		 5573 hw->mac.ops.get_bus_info(&adapter->hw);
5574
318a94d6 5575 adapter->hw.phy.autoneg_wait_to_complete = 0;
bc7f75fa
AK		 5576
5577 /* Copper options */
318a94d6 5578 if (adapter->hw.phy.media_type == e1000_media_type_copper) {
bc7f75fa
AK		 5579 adapter->hw.phy.mdix = AUTO_ALL_MODES;
5580 adapter->hw.phy.disable_polarity_correction = 0;
5581 adapter->hw.phy.ms_type = e1000_ms_hw_default;
5582 }
5583
5584 if (e1000_check_reset_block(&adapter->hw))
44defeb3 5585 e_info("PHY reset is blocked due to SOL/IDER session.\n");
bc7f75fa
AK		 5586
5587 netdev->features = NETIF_F_SG |
5588 NETIF_F_HW_CSUM |
5589 NETIF_F_HW_VLAN_TX |
5590 NETIF_F_HW_VLAN_RX;
5591
5592 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER)
5593 netdev->features |= NETIF_F_HW_VLAN_FILTER;
5594
5595 netdev->features |= NETIF_F_TSO;
5596 netdev->features |= NETIF_F_TSO6;
5597
a5136e23
JK		 5598 netdev->vlan_features |= NETIF_F_TSO;
5599 netdev->vlan_features |= NETIF_F_TSO6;
5600 netdev->vlan_features |= NETIF_F_HW_CSUM;
5601 netdev->vlan_features |= NETIF_F_SG;
5602
bc7f75fa
AK		 5603 if (pci_using_dac)
5604 netdev->features |= NETIF_F_HIGHDMA;
5605
bc7f75fa
AK		 5606 if (e1000e_enable_mng_pass_thru(&adapter->hw))
5607 adapter->flags |= FLAG_MNG_PT_ENABLED;
5608
ad68076e
BA		 5609 /*
5610 * before reading the NVM, reset the controller to
5611 * put the device in a known good starting state
5612 */
bc7f75fa
AK		 5613 adapter->hw.mac.ops.reset_hw(&adapter->hw);
5614
5615 /*
5616 * systems with ASPM and others may see the checksum fail on the first
5617 * attempt. Let's give it a few tries
5618 */
5619 for (i = 0;; i++) {
5620 if (e1000_validate_nvm_checksum(&adapter->hw) >= 0)
5621 break;
5622 if (i == 2) {
44defeb3 5623 e_err("The NVM Checksum Is Not Valid\n");
bc7f75fa
AK		 5624 err = -EIO;
5625 goto err_eeprom;
5626 }
5627 }
5628
10aa4c04
AK		 5629 e1000_eeprom_checks(adapter);
5630
608f8a0d 5631 /* copy the MAC address */
bc7f75fa 5632 if (e1000e_read_mac_addr(&adapter->hw))
44defeb3 5633 e_err("NVM Read Error while reading MAC address\n");
bc7f75fa
AK		 5634
5635 memcpy(netdev->dev_addr, adapter->hw.mac.addr, netdev->addr_len);
5636 memcpy(netdev->perm_addr, adapter->hw.mac.addr, netdev->addr_len);
5637
5638 if (!is_valid_ether_addr(netdev->perm_addr)) {
7c510e4b 5639 e_err("Invalid MAC Address: %pM\n", netdev->perm_addr);
bc7f75fa
AK		 5640 err = -EIO;
5641 goto err_eeprom;
5642 }
5643
5644 init_timer(&adapter->watchdog_timer);
5645 adapter->watchdog_timer.function = &e1000_watchdog;
5646 adapter->watchdog_timer.data = (unsigned long) adapter;
5647
5648 init_timer(&adapter->phy_info_timer);
5649 adapter->phy_info_timer.function = &e1000_update_phy_info;
5650 adapter->phy_info_timer.data = (unsigned long) adapter;
5651
5652 INIT_WORK(&adapter->reset_task, e1000_reset_task);
5653 INIT_WORK(&adapter->watchdog_task, e1000_watchdog_task);
a8f88ff5
JB		 5654 INIT_WORK(&adapter->downshift_task, e1000e_downshift_workaround);
5655 INIT_WORK(&adapter->update_phy_task, e1000e_update_phy_task);
41cec6f1 5656 INIT_WORK(&adapter->print_hang_task, e1000_print_hw_hang);
bc7f75fa 5657
bc7f75fa
AK		 5658 /* Initialize link parameters. User can change them with ethtool */
5659 adapter->hw.mac.autoneg = 1;
309af40b 5660 adapter->fc_autoneg = 1;
5c48ef3e
BA		 5661 adapter->hw.fc.requested_mode = e1000_fc_default;
5662 adapter->hw.fc.current_mode = e1000_fc_default;
bc7f75fa
AK		 5663 adapter->hw.phy.autoneg_advertised = 0x2f;
5664
5665 /* ring size defaults */
5666 adapter->rx_ring->count = 256;
5667 adapter->tx_ring->count = 256;
5668
5669 /*
5670 * Initial Wake on LAN setting - If APM wake is enabled in
5671 * the EEPROM, enable the ACPI Magic Packet filter
5672 */
5673 if (adapter->flags & FLAG_APME_IN_WUC) {
5674 /* APME bit in EEPROM is mapped to WUC.APME */
5675 eeprom_data = er32(WUC);
5676 eeprom_apme_mask = E1000_WUC_APME;
a4f58f54
BA		 5677 if (eeprom_data & E1000_WUC_PHY_WAKE)
5678 adapter->flags2 |= FLAG2_HAS_PHY_WAKEUP;
bc7f75fa
AK		 5679 } else if (adapter->flags & FLAG_APME_IN_CTRL3) {
5680 if (adapter->flags & FLAG_APME_CHECK_PORT_B &&
5681 (adapter->hw.bus.func == 1))
5682 e1000_read_nvm(&adapter->hw,
5683 NVM_INIT_CONTROL3_PORT_B, 1, &eeprom_data);
5684 else
5685 e1000_read_nvm(&adapter->hw,
5686 NVM_INIT_CONTROL3_PORT_A, 1, &eeprom_data);
5687 }
5688
5689 /* fetch WoL from EEPROM */
5690 if (eeprom_data & eeprom_apme_mask)
5691 adapter->eeprom_wol |= E1000_WUFC_MAG;
5692
5693 /*
5694 * now that we have the eeprom settings, apply the special cases
5695 * where the eeprom may be wrong or the board simply won't support
5696 * wake on lan on a particular port
5697 */
5698 if (!(adapter->flags & FLAG_HAS_WOL))
5699 adapter->eeprom_wol = 0;
5700
5701 /* initialize the wol settings based on the eeprom settings */
5702 adapter->wol = adapter->eeprom_wol;
6ff68026 5703 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
bc7f75fa 5704
84527590
BA		 5705 /* save off EEPROM version number */
5706 e1000_read_nvm(&adapter->hw, 5, 1, &adapter->eeprom_vers);
5707
bc7f75fa
AK		 5708 /* reset the hardware with the new settings */
5709 e1000e_reset(adapter);
5710
ad68076e
BA		 5711 /*
5712 * If the controller has AMT, do not set DRV_LOAD until the interface
bc7f75fa 5713 * is up. For all other cases, let the f/w know that the h/w is now
ad68076e
BA		 5714 * under the control of the driver.
5715 */
c43bc57e 5716 if (!(adapter->flags & FLAG_HAS_AMT))
bc7f75fa
AK		 5717 e1000_get_hw_control(adapter);
5718
bc7f75fa
AK		 5719 strcpy(netdev->name, "eth%d");
5720 err = register_netdev(netdev);
5721 if (err)
5722 goto err_register;
5723
9c563d20
JB		 5724 /* carrier off reporting is important to ethtool even BEFORE open */
5725 netif_carrier_off(netdev);
5726
bc7f75fa
AK		 5727 e1000_print_device_info(adapter);
5728
23606cf5
RW		 5729 if (pci_dev_run_wake(pdev)) {
5730 pm_runtime_set_active(&pdev->dev);
5731 pm_runtime_enable(&pdev->dev);
5732 }
5733 pm_schedule_suspend(&pdev->dev, MSEC_PER_SEC);
5734
bc7f75fa
AK		 5735 return 0;
5736
5737err_register:
c43bc57e
JB		 5738 if (!(adapter->flags & FLAG_HAS_AMT))
5739 e1000_release_hw_control(adapter);
bc7f75fa
AK		 5740err_eeprom:
5741 if (!e1000_check_reset_block(&adapter->hw))
5742 e1000_phy_hw_reset(&adapter->hw);
c43bc57e 5743err_hw_init:
bc7f75fa 5744
bc7f75fa
AK		 5745 kfree(adapter->tx_ring);
5746 kfree(adapter->rx_ring);
5747err_sw_init:
c43bc57e
JB		 5748 if (adapter->hw.flash_address)
5749 iounmap(adapter->hw.flash_address);
e82f54ba 5750 e1000e_reset_interrupt_capability(adapter);
c43bc57e 5751err_flashmap:
bc7f75fa
AK		 5752 iounmap(adapter->hw.hw_addr);
5753err_ioremap:
5754 free_netdev(netdev);
5755err_alloc_etherdev:
f0f422e5
BA		 5756 pci_release_selected_regions(pdev,
5757 pci_select_bars(pdev, IORESOURCE_MEM));
bc7f75fa
AK		 5758err_pci_reg:
5759err_dma:
5760 pci_disable_device(pdev);
5761 return err;
5762}
5763
5764/**
5765 * e1000_remove - Device Removal Routine
5766 * @pdev: PCI device information struct
5767 *
5768 * e1000_remove is called by the PCI subsystem to alert the driver
5769 * that it should release a PCI device. The could be caused by a
5770 * Hot-Plug event, or because the driver is going to be removed from
5771 * memory.
5772 **/
5773static void __devexit e1000_remove(struct pci_dev *pdev)
5774{
5775 struct net_device *netdev = pci_get_drvdata(pdev);
5776 struct e1000_adapter *adapter = netdev_priv(netdev);
23606cf5
RW		 5777 bool down = test_bit(__E1000_DOWN, &adapter->state);
5778
5779 pm_runtime_get_sync(&pdev->dev);
bc7f75fa 5780
ad68076e
BA		 5781 /*
5782 * flush_scheduled work may reschedule our watchdog task, so
5783 * explicitly disable watchdog tasks from being rescheduled
5784 */
23606cf5
RW		 5785 if (!down)
5786 set_bit(__E1000_DOWN, &adapter->state);
bc7f75fa
AK		 5787 del_timer_sync(&adapter->watchdog_timer);
5788 del_timer_sync(&adapter->phy_info_timer);
5789
41cec6f1
BA		 5790 cancel_work_sync(&adapter->reset_task);
5791 cancel_work_sync(&adapter->watchdog_task);
5792 cancel_work_sync(&adapter->downshift_task);
5793 cancel_work_sync(&adapter->update_phy_task);
5794 cancel_work_sync(&adapter->print_hang_task);
bc7f75fa
AK		 5795 flush_scheduled_work();
5796
17f208de
BA		 5797 if (!(netdev->flags & IFF_UP))
5798 e1000_power_down_phy(adapter);
5799
23606cf5
RW		 5800 /* Don't lie to e1000_close() down the road. */
5801 if (!down)
5802 clear_bit(__E1000_DOWN, &adapter->state);
17f208de
BA		 5803 unregister_netdev(netdev);
5804
23606cf5
RW		 5805 if (pci_dev_run_wake(pdev)) {
5806 pm_runtime_disable(&pdev->dev);
5807 pm_runtime_set_suspended(&pdev->dev);
5808 }
5809 pm_runtime_put_noidle(&pdev->dev);
5810
ad68076e
BA		 5811 /*
5812 * Release control of h/w to f/w. If f/w is AMT enabled, this
5813 * would have already happened in close and is redundant.
5814 */
bc7f75fa
AK		 5815 e1000_release_hw_control(adapter);
5816
4662e82b 5817 e1000e_reset_interrupt_capability(adapter);
bc7f75fa
AK		 5818 kfree(adapter->tx_ring);
5819 kfree(adapter->rx_ring);
5820
5821 iounmap(adapter->hw.hw_addr);
5822 if (adapter->hw.flash_address)
5823 iounmap(adapter->hw.flash_address);
f0f422e5
BA		 5824 pci_release_selected_regions(pdev,
5825 pci_select_bars(pdev, IORESOURCE_MEM));
bc7f75fa
AK		 5826
5827 free_netdev(netdev);
5828
111b9dc5 5829 /* AER disable */
19d5afd4 5830 pci_disable_pcie_error_reporting(pdev);
111b9dc5 5831
bc7f75fa
AK		 5832 pci_disable_device(pdev);
5833}
5834
5835/* PCI Error Recovery (ERS) */
5836static struct pci_error_handlers e1000_err_handler = {
5837 .error_detected = e1000_io_error_detected,
5838 .slot_reset = e1000_io_slot_reset,
5839 .resume = e1000_io_resume,
5840};
5841
a3aa1884 5842static DEFINE_PCI_DEVICE_TABLE(e1000_pci_tbl) = {
bc7f75fa
AK		 5843 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_COPPER), board_82571 },
5844 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_FIBER), board_82571 },
5845 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_QUAD_COPPER), board_82571 },
5846 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_QUAD_COPPER_LP), board_82571 },
5847 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_QUAD_FIBER), board_82571 },
5848 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_SERDES), board_82571 },
040babf9
AK		 5849 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_SERDES_DUAL), board_82571 },
5850 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_SERDES_QUAD), board_82571 },
5851 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571PT_QUAD_COPPER), board_82571 },
ad68076e 5852
bc7f75fa
AK		 5853 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82572EI), board_82572 },
5854 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82572EI_COPPER), board_82572 },
5855 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82572EI_FIBER), board_82572 },
5856 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82572EI_SERDES), board_82572 },
ad68076e 5857
bc7f75fa
AK		 5858 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82573E), board_82573 },
5859 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82573E_IAMT), board_82573 },
5860 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82573L), board_82573 },
ad68076e 5861
4662e82b 5862 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82574L), board_82574 },
bef28b11 5863 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82574LA), board_82574 },
8c81c9c3 5864 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82583V), board_82583 },
4662e82b 5865
bc7f75fa
AK		 5866 { PCI_VDEVICE(INTEL, E1000_DEV_ID_80003ES2LAN_COPPER_DPT),
5867 board_80003es2lan },
5868 { PCI_VDEVICE(INTEL, E1000_DEV_ID_80003ES2LAN_COPPER_SPT),
5869 board_80003es2lan },
5870 { PCI_VDEVICE(INTEL, E1000_DEV_ID_80003ES2LAN_SERDES_DPT),
5871 board_80003es2lan },
5872 { PCI_VDEVICE(INTEL, E1000_DEV_ID_80003ES2LAN_SERDES_SPT),
5873 board_80003es2lan },
ad68076e 5874
bc7f75fa
AK		 5875 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IFE), board_ich8lan },
5876 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IFE_G), board_ich8lan },
5877 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IFE_GT), board_ich8lan },
5878 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IGP_AMT), board_ich8lan },
5879 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IGP_C), board_ich8lan },
5880 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IGP_M), board_ich8lan },
5881 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IGP_M_AMT), board_ich8lan },
9e135a2e 5882 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_82567V_3), board_ich8lan },
ad68076e 5883
bc7f75fa
AK		 5884 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IFE), board_ich9lan },
5885 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IFE_G), board_ich9lan },
5886 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IFE_GT), board_ich9lan },
5887 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IGP_AMT), board_ich9lan },
5888 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IGP_C), board_ich9lan },
2f15f9d6 5889 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_BM), board_ich9lan },
97ac8cae
BA		 5890 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IGP_M), board_ich9lan },
5891 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IGP_M_AMT), board_ich9lan },
5892 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IGP_M_V), board_ich9lan },
5893
5894 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH10_R_BM_LM), board_ich9lan },
5895 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH10_R_BM_LF), board_ich9lan },
5896 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH10_R_BM_V), board_ich9lan },
bc7f75fa 5897
f4187b56
BA		 5898 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH10_D_BM_LM), board_ich10lan },
5899 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH10_D_BM_LF), board_ich10lan },
5900
a4f58f54
BA		 5901 { PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_M_HV_LM), board_pchlan },
5902 { PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_M_HV_LC), board_pchlan },
5903 { PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_D_HV_DM), board_pchlan },
5904 { PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_D_HV_DC), board_pchlan },
5905
bc7f75fa
AK		 5906 { } /* terminate list */
5907};
5908MODULE_DEVICE_TABLE(pci, e1000_pci_tbl);
5909
a0340162 5910#ifdef CONFIG_PM_OPS
23606cf5 5911static const struct dev_pm_ops e1000_pm_ops = {
a0340162
RW		 5912 SET_SYSTEM_SLEEP_PM_OPS(e1000_suspend, e1000_resume)
5913 SET_RUNTIME_PM_OPS(e1000_runtime_suspend,
5914 e1000_runtime_resume, e1000_idle)
23606cf5 5915};
e50208a0 5916#endif
23606cf5 5917
bc7f75fa
AK		 5918/* PCI Device API Driver */
5919static struct pci_driver e1000_driver = {
5920 .name = e1000e_driver_name,
5921 .id_table = e1000_pci_tbl,
5922 .probe = e1000_probe,
5923 .remove = __devexit_p(e1000_remove),
a0340162 5924#ifdef CONFIG_PM_OPS
23606cf5 5925 .driver.pm = &e1000_pm_ops,
bc7f75fa
AK		 5926#endif
5927 .shutdown = e1000_shutdown,
5928 .err_handler = &e1000_err_handler
5929};
5930
5931/**
5932 * e1000_init_module - Driver Registration Routine
5933 *
5934 * e1000_init_module is the first routine called when the driver is
5935 * loaded. All it does is register with the PCI subsystem.
5936 **/
5937static int __init e1000_init_module(void)
5938{
5939 int ret;
8544b9f7
BA		 5940 pr_info("Intel(R) PRO/1000 Network Driver - %s\n",
5941 e1000e_driver_version);
5942 pr_info("Copyright (c) 1999 - 2009 Intel Corporation.\n");
bc7f75fa 5943 ret = pci_register_driver(&e1000_driver);
53ec5498 5944
bc7f75fa
AK		 5945 return ret;
5946}
5947module_init(e1000_init_module);
5948
5949/**
5950 * e1000_exit_module - Driver Exit Cleanup Routine
5951 *
5952 * e1000_exit_module is called just before the driver is removed
5953 * from memory.
5954 **/
5955static void __exit e1000_exit_module(void)
5956{
5957 pci_unregister_driver(&e1000_driver);
5958}
5959module_exit(e1000_exit_module);
5960
5961
5962MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
5963MODULE_DESCRIPTION("Intel(R) PRO/1000 Network Driver");
5964MODULE_LICENSE("GPL");
5965MODULE_VERSION(DRV_VERSION);
5966
5967/* e1000_main.c */
Clone of davem's net-next-2.6 tree