]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/media/video/em28xx/em28xx.h
V4L/DVB (13554a): v4l: Use the video_drvdata function in drivers
[net-next-2.6.git] / drivers / media / video / em28xx / em28xx.h
CommitLineData
a6c2ba28 1/*
0e7072ef 2 em28xx.h - driver for Empia EM2800/EM2820/2840 USB video capture devices
a6c2ba28
AM
3
4 Copyright (C) 2005 Markus Rechberger <mrechberger@gmail.com>
4ac97914 5 Ludovico Cavedon <cavedon@sssup.it>
2e7c6dc3 6 Mauro Carvalho Chehab <mchehab@infradead.org>
a6c2ba28
AM
7
8 Based on the em2800 driver from Sascha Sommer <saschasommer@freenet.de>
9
10 This program is free software; you can redistribute it and/or modify
11 it under the terms of the GNU General Public License as published by
12 the Free Software Foundation; either version 2 of the License, or
13 (at your option) any later version.
14
15 This program is distributed in the hope that it will be useful,
16 but WITHOUT ANY WARRANTY; without even the implied warranty of
17 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 GNU General Public License for more details.
19
20 You should have received a copy of the GNU General Public License
21 along with this program; if not, write to the Free Software
22 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
23 */
24
3acf2809
MCC
25#ifndef _EM28XX_H
26#define _EM28XX_H
a6c2ba28 27
cb77d010 28#include <linux/videodev2.h>
ad0ebb96 29#include <media/videobuf-vmalloc.h>
f2cf250a 30#include <media/v4l2-device.h>
ad0ebb96 31
a6c2ba28 32#include <linux/i2c.h>
3593cab5 33#include <linux/mutex.h>
d5e52653 34#include <media/ir-kbd-i2c.h>
3aefb79a
MCC
35#if defined(CONFIG_VIDEO_EM28XX_DVB) || defined(CONFIG_VIDEO_EM28XX_DVB_MODULE)
36#include <media/videobuf-dvb.h>
37#endif
3ca9c093 38#include "tuner-xc2028.h"
2ba890ec 39#include "em28xx-reg.h"
3aefb79a
MCC
40
41/* Boards supported by driver */
42#define EM2800_BOARD_UNKNOWN 0
43#define EM2820_BOARD_UNKNOWN 1
44#define EM2820_BOARD_TERRATEC_CINERGY_250 2
45#define EM2820_BOARD_PINNACLE_USB_2 3
46#define EM2820_BOARD_HAUPPAUGE_WINTV_USB_2 4
47#define EM2820_BOARD_MSI_VOX_USB_2 5
48#define EM2800_BOARD_TERRATEC_CINERGY_200 6
49#define EM2800_BOARD_LEADTEK_WINFAST_USBII 7
50#define EM2800_BOARD_KWORLD_USB2800 8
51#define EM2820_BOARD_PINNACLE_DVC_90 9
52#define EM2880_BOARD_HAUPPAUGE_WINTV_HVR_900 10
53#define EM2880_BOARD_TERRATEC_HYBRID_XS 11
54#define EM2820_BOARD_KWORLD_PVRTV2800RF 12
55#define EM2880_BOARD_TERRATEC_PRODIGY_XS 13
56#define EM2820_BOARD_PROLINK_PLAYTV_USB2 14
57#define EM2800_BOARD_VGEAR_POCKETTV 15
10ac6603 58#define EM2883_BOARD_HAUPPAUGE_WINTV_HVR_950 16
4fd305b2 59#define EM2880_BOARD_PINNACLE_PCTV_HD_PRO 17
17d9d558 60#define EM2880_BOARD_HAUPPAUGE_WINTV_HVR_900_R2 18
3ed58baf 61#define EM2860_BOARD_SAA711X_REFERENCE_DESIGN 19
e14b3658 62#define EM2880_BOARD_AMD_ATI_TV_WONDER_HD_600 20
59d07f1b 63#define EM2800_BOARD_GRABBEEX_USB2800 21
95b86a9a
DSL
64#define EM2750_BOARD_UNKNOWN 22
65#define EM2750_BOARD_DLCW_130 23
66#define EM2820_BOARD_DLINK_USB_TV 24
67#define EM2820_BOARD_GADMEI_UTV310 25
68#define EM2820_BOARD_HERCULES_SMART_TV_USB2 26
69#define EM2820_BOARD_PINNACLE_USB_2_FM1216ME 27
70#define EM2820_BOARD_LEADTEK_WINFAST_USBII_DELUXE 28
95b86a9a
DSL
71#define EM2820_BOARD_VIDEOLOGY_20K14XUSB 30
72#define EM2821_BOARD_USBGEAR_VD204 31
73#define EM2821_BOARD_SUPERCOMP_USB_2 32
95b86a9a
DSL
74#define EM2860_BOARD_TERRATEC_HYBRID_XS 34
75#define EM2860_BOARD_TYPHOON_DVD_MAKER 35
76#define EM2860_BOARD_NETGMBH_CAM 36
77#define EM2860_BOARD_GADMEI_UTV330 37
78#define EM2861_BOARD_YAKUMO_MOVIE_MIXER 38
79#define EM2861_BOARD_KWORLD_PVRTV_300U 39
80#define EM2861_BOARD_PLEXTOR_PX_TV100U 40
81#define EM2870_BOARD_KWORLD_350U 41
82#define EM2870_BOARD_KWORLD_355U 42
83#define EM2870_BOARD_TERRATEC_XS 43
84#define EM2870_BOARD_TERRATEC_XS_MT2060 44
85#define EM2870_BOARD_PINNACLE_PCTV_DVB 45
86#define EM2870_BOARD_COMPRO_VIDEOMATE 46
87#define EM2880_BOARD_KWORLD_DVB_305U 47
88#define EM2880_BOARD_KWORLD_DVB_310U 48
89#define EM2880_BOARD_MSI_DIGIVOX_AD 49
90#define EM2880_BOARD_MSI_DIGIVOX_AD_II 50
91#define EM2880_BOARD_TERRATEC_HYBRID_XS_FR 51
92#define EM2881_BOARD_DNT_DA2_HYBRID 52
93#define EM2881_BOARD_PINNACLE_HYBRID_PRO 53
94#define EM2882_BOARD_KWORLD_VS_DVBT 54
95#define EM2882_BOARD_TERRATEC_HYBRID_XS 55
96#define EM2882_BOARD_PINNACLE_HYBRID_PRO 56
6e7b9ea0 97#define EM2883_BOARD_KWORLD_HYBRID_330U 57
ee281b85 98#define EM2820_BOARD_COMPRO_VIDEOMATE_FORYOU 58
f89bc329 99#define EM2883_BOARD_HAUPPAUGE_WINTV_HVR_850 60
1e1addd5 100#define EM2820_BOARD_PROLINK_PLAYTV_BOX4_USB2 61
f7fe3e6f 101#define EM2820_BOARD_GADMEI_TVR200 62
56ee3807
MCC
102#define EM2860_BOARD_KAIOMY_TVNPC_U2 63
103#define EM2860_BOARD_EASYCAP 64
f74a61e3 104#define EM2820_BOARD_IODATA_GVMVP_SZ 65
e5db5d44 105#define EM2880_BOARD_EMPIRE_DUAL_TV 66
4557af9c 106#define EM2860_BOARD_TERRATEC_GRABBY 67
766ed64d 107#define EM2860_BOARD_TERRATEC_AV350 68
d7de5d8f 108#define EM2882_BOARD_KWORLD_ATSC_315U 69
19859229 109#define EM2882_BOARD_EVGA_INDTUBE 70
02e7804b 110#define EM2820_BOARD_SILVERCREST_WEBCAM 71
6d888a66 111#define EM2861_BOARD_GADMEI_UTV330PLUS 72
285eb1a4 112#define EM2870_BOARD_REDDO_DVB_C_USB_BOX 73
694a101e 113#define EM2800_BOARD_VC211A 74
3aefb79a
MCC
114
115/* Limits minimum and default number of buffers */
116#define EM28XX_MIN_BUF 4
117#define EM28XX_DEF_BUF 8
a6c2ba28 118
c4a98793
MCC
119/*Limits the max URB message size */
120#define URB_MAX_CTRL_SIZE 80
121
95b86a9a
DSL
122/* Params for validated field */
123#define EM28XX_BOARD_NOT_VALIDATED 1
124#define EM28XX_BOARD_VALIDATED 0
125
22cff7b3
DSL
126/* Params for em28xx_cmd() audio */
127#define EM28XX_START_AUDIO 1
128#define EM28XX_STOP_AUDIO 0
129
596d92d5 130/* maximum number of em28xx boards */
3687e1e6 131#define EM28XX_MAXBOARDS 4 /*FIXME: should be bigger */
596d92d5 132
a6c2ba28 133/* maximum number of frames that can be queued */
3acf2809 134#define EM28XX_NUM_FRAMES 5
a6c2ba28 135/* number of frames that get used for v4l2_read() */
3acf2809 136#define EM28XX_NUM_READ_FRAMES 2
a6c2ba28
AM
137
138/* number of buffers for isoc transfers */
3acf2809 139#define EM28XX_NUM_BUFS 5
a6c2ba28 140
d5e52653
MCC
141/* number of packets for each buffer
142 windows requests only 40 packets .. so we better do the same
143 this is what I found out for all alternate numbers there!
144 */
3acf2809 145#define EM28XX_NUM_PACKETS 40
a6c2ba28 146
3acf2809 147#define EM28XX_INTERLACED_DEFAULT 1
a6c2ba28
AM
148
149/*
150#define (use usbview if you want to get the other alternate number infos)
151#define
152#define alternate number 2
153#define Endpoint Address: 82
154 Direction: in
155 Attribute: 1
156 Type: Isoc
157 Max Packet Size: 1448
158 Interval: 125us
159
160 alternate number 7
161
162 Endpoint Address: 82
163 Direction: in
164 Attribute: 1
165 Type: Isoc
166 Max Packet Size: 3072
167 Interval: 125us
168*/
169
170/* time to wait when stopping the isoc transfer */
a1a6ee74
NS
171#define EM28XX_URB_TIMEOUT \
172 msecs_to_jiffies(EM28XX_NUM_BUFS * EM28XX_NUM_PACKETS)
a6c2ba28 173
596d92d5
MCC
174/* time in msecs to wait for i2c writes to finish */
175#define EM2800_I2C_WRITE_TIMEOUT 20
176
3aefb79a 177enum em28xx_mode {
2fe3e2ee 178 EM28XX_SUSPEND,
3aefb79a
MCC
179 EM28XX_ANALOG_MODE,
180 EM28XX_DIGITAL_MODE,
181};
182
3acf2809 183enum em28xx_stream_state {
a6c2ba28
AM
184 STREAM_OFF,
185 STREAM_INTERRUPT,
186 STREAM_ON,
187};
188
579f72e4
AT
189struct em28xx;
190
ad0ebb96
MCC
191struct em28xx_usb_isoc_ctl {
192 /* max packet size of isoc transaction */
193 int max_pkt_size;
194
195 /* number of allocated urbs */
196 int num_bufs;
197
198 /* urb for isoc transfers */
199 struct urb **urb;
200
201 /* transfer buffers for isoc transfer */
202 char **transfer_buffer;
203
204 /* Last buffer command and region */
205 u8 cmd;
206 int pos, size, pktsize;
207
208 /* Last field: ODD or EVEN? */
209 int field;
210
211 /* Stores incomplete commands */
212 u32 tmp_buf;
213 int tmp_buf_len;
214
215 /* Stores already requested buffers */
28abf083
DH
216 struct em28xx_buffer *vid_buf;
217 struct em28xx_buffer *vbi_buf;
ad0ebb96
MCC
218
219 /* Stores the number of received fields */
220 int nfields;
579f72e4
AT
221
222 /* isoc urb callback */
223 int (*isoc_copy) (struct em28xx *dev, struct urb *urb);
224
ad0ebb96
MCC
225};
226
bddcf633 227/* Struct to enumberate video formats */
ad0ebb96
MCC
228struct em28xx_fmt {
229 char *name;
230 u32 fourcc; /* v4l2 format id */
bddcf633
MCC
231 int depth;
232 int reg;
ad0ebb96
MCC
233};
234
235/* buffer for one video frame */
236struct em28xx_buffer {
237 /* common v4l buffer stuff -- must be first */
238 struct videobuf_buffer vb;
239
a6c2ba28 240 struct list_head frame;
a6c2ba28 241 int top_field;
ad0ebb96
MCC
242 int receiving;
243};
244
245struct em28xx_dmaqueue {
246 struct list_head active;
247 struct list_head queued;
ad0ebb96
MCC
248
249 wait_queue_head_t wq;
250
251 /* Counters to control buffer fill */
252 int pos;
a6c2ba28
AM
253};
254
255/* io methods */
3acf2809 256enum em28xx_io_method {
a6c2ba28
AM
257 IO_NONE,
258 IO_READ,
259 IO_MMAP,
260};
261
262/* inputs */
263
3acf2809
MCC
264#define MAX_EM28XX_INPUT 4
265enum enum28xx_itype {
266 EM28XX_VMUX_COMPOSITE1 = 1,
267 EM28XX_VMUX_COMPOSITE2,
268 EM28XX_VMUX_COMPOSITE3,
269 EM28XX_VMUX_COMPOSITE4,
270 EM28XX_VMUX_SVIDEO,
271 EM28XX_VMUX_TELEVISION,
272 EM28XX_VMUX_CABLE,
273 EM28XX_VMUX_DVB,
274 EM28XX_VMUX_DEBUG,
275 EM28XX_RADIO,
a6c2ba28
AM
276};
277
35643943
MCC
278enum em28xx_ac97_mode {
279 EM28XX_NO_AC97 = 0,
280 EM28XX_AC97_EM202,
209acc02 281 EM28XX_AC97_SIGMATEL,
35643943
MCC
282 EM28XX_AC97_OTHER,
283};
284
285struct em28xx_audio_mode {
286 enum em28xx_ac97_mode ac97;
287
288 u16 ac97_feat;
16c7bcad 289 u32 ac97_vendor_id;
35643943
MCC
290
291 unsigned int has_audio:1;
292
293 unsigned int i2s_3rates:1;
294 unsigned int i2s_5rates:1;
5c2231c8
DH
295};
296
5faff789
MCC
297/* em28xx has two audio inputs: tuner and line in.
298 However, on most devices, an auxiliary AC97 codec device is used.
299 The AC97 device may have several different inputs and outputs,
300 depending on their model. So, it is possible to use AC97 mixer to
301 address more than two different entries.
302 */
539c96d0 303enum em28xx_amux {
5faff789
MCC
304 /* This is the only entry for em28xx tuner input */
305 EM28XX_AMUX_VIDEO, /* em28xx tuner, AC97 mixer Video */
306
307 EM28XX_AMUX_LINE_IN, /* AC97 mixer Line In */
308
309 /* Some less-common mixer setups */
310 EM28XX_AMUX_VIDEO2, /* em28xx Line in, AC97 mixer Video */
311 EM28XX_AMUX_PHONE,
312 EM28XX_AMUX_MIC,
313 EM28XX_AMUX_CD,
314 EM28XX_AMUX_AUX,
315 EM28XX_AMUX_PCM_OUT,
539c96d0
MCC
316};
317
35ae6f04 318enum em28xx_aout {
8866f9cf 319 /* AC97 outputs */
e879b8eb
MCC
320 EM28XX_AOUT_MASTER = 1 << 0,
321 EM28XX_AOUT_LINE = 1 << 1,
322 EM28XX_AOUT_MONO = 1 << 2,
323 EM28XX_AOUT_LFE = 1 << 3,
324 EM28XX_AOUT_SURR = 1 << 4,
8866f9cf
MCC
325
326 /* PCM IN Mixer - used by AC97_RECORD_SELECT register */
327 EM28XX_AOUT_PCM_IN = 1 << 7,
328
329 /* Bits 10-8 are used to indicate the PCM IN record select */
330 EM28XX_AOUT_PCM_MIC_PCM = 0 << 8,
331 EM28XX_AOUT_PCM_CD = 1 << 8,
332 EM28XX_AOUT_PCM_VIDEO = 2 << 8,
333 EM28XX_AOUT_PCM_AUX = 3 << 8,
334 EM28XX_AOUT_PCM_LINE = 4 << 8,
335 EM28XX_AOUT_PCM_STEREO = 5 << 8,
336 EM28XX_AOUT_PCM_MONO = 6 << 8,
337 EM28XX_AOUT_PCM_PHONE = 7 << 8,
35ae6f04
MCC
338};
339
32929fb4 340static inline int ac97_return_record_select(int a_out)
8866f9cf
MCC
341{
342 return (a_out & 0x700) >> 8;
343}
344
122b77e5
MCC
345struct em28xx_reg_seq {
346 int reg;
347 unsigned char val, mask;
348 int sleep;
349};
350
3acf2809
MCC
351struct em28xx_input {
352 enum enum28xx_itype type;
a6c2ba28 353 unsigned int vmux;
539c96d0 354 enum em28xx_amux amux;
35ae6f04 355 enum em28xx_aout aout;
122b77e5 356 struct em28xx_reg_seq *gpio;
a6c2ba28
AM
357};
358
3acf2809 359#define INPUT(nr) (&em28xx_boards[dev->model].input[nr])
a6c2ba28 360
3acf2809 361enum em28xx_decoder {
527f09a9 362 EM28XX_NODECODER = 0,
3acf2809 363 EM28XX_TVP5150,
ec5de990 364 EM28XX_SAA711X,
527f09a9
MCC
365};
366
367enum em28xx_sensor {
368 EM28XX_NOSENSOR = 0,
02e7804b 369 EM28XX_MT9V011,
b80fd2d8 370 EM28XX_MT9M001,
f2e26ae7 371 EM28XX_MT9M111,
a6c2ba28
AM
372};
373
df7fa09c
MCC
374enum em28xx_adecoder {
375 EM28XX_NOADECODER = 0,
376 EM28XX_TVAUDIO,
377};
378
3acf2809 379struct em28xx_board {
a6c2ba28 380 char *name;
505b6d0b 381 int vchannels;
a6c2ba28 382 int tuner_type;
66767920 383 int tuner_addr;
a6c2ba28
AM
384
385 /* i2c flags */
386 unsigned int tda9887_conf;
387
017ab4b1 388 /* GPIO sequences */
122b77e5 389 struct em28xx_reg_seq *dvb_gpio;
2fe3e2ee 390 struct em28xx_reg_seq *suspend_gpio;
017ab4b1 391 struct em28xx_reg_seq *tuner_gpio;
2bd1d9eb 392 struct em28xx_reg_seq *mute_gpio;
122b77e5 393
74f38a82 394 unsigned int is_em2800:1;
a6c2ba28 395 unsigned int has_msp34xx:1;
5add9a6f 396 unsigned int mts_firmware:1;
c8793b03 397 unsigned int max_range_640_480:1;
3aefb79a 398 unsigned int has_dvb:1;
a9fc52bc 399 unsigned int has_snapshot_button:1;
c43221df 400 unsigned int is_webcam:1;
95b86a9a 401 unsigned int valid:1;
ac07bb73 402 unsigned int has_ir_i2c:1;
3abee53e 403
a2070c66 404 unsigned char xclk, i2c_speed;
f2cf250a
DSL
405 unsigned char radio_addr;
406 unsigned short tvaudio_addr;
a2070c66 407
3acf2809 408 enum em28xx_decoder decoder;
df7fa09c 409 enum em28xx_adecoder adecoder;
a6c2ba28 410
3acf2809 411 struct em28xx_input input[MAX_EM28XX_INPUT];
0be43754 412 struct em28xx_input radio;
715a2233 413 struct ir_scancode_table *ir_codes;
a6c2ba28
AM
414};
415
3acf2809 416struct em28xx_eeprom {
a6c2ba28
AM
417 u32 id; /* 0x9567eb1a */
418 u16 vendor_ID;
419 u16 product_ID;
420
421 u16 chip_conf;
422
423 u16 board_conf;
424
425 u16 string1, string2, string3;
426
427 u8 string_idx_table;
428};
429
430/* device states */
3acf2809 431enum em28xx_dev_state {
a6c2ba28
AM
432 DEV_INITIALIZED = 0x01,
433 DEV_DISCONNECTED = 0x02,
434 DEV_MISCONFIGURED = 0x04,
435};
436
6d79468d
MCC
437#define EM28XX_AUDIO_BUFS 5
438#define EM28XX_NUM_AUDIO_PACKETS 64
439#define EM28XX_AUDIO_MAX_PACKET_SIZE 196 /* static value */
440#define EM28XX_CAPTURE_STREAM_EN 1
3aefb79a
MCC
441
442/* em28xx extensions */
6d79468d 443#define EM28XX_AUDIO 0x10
3aefb79a 444#define EM28XX_DVB 0x20
6d79468d 445
8c873d31
DH
446/* em28xx resource types (used for res_get/res_lock etc */
447#define EM28XX_RESOURCE_VIDEO 0x01
448#define EM28XX_RESOURCE_VBI 0x02
449
6d79468d
MCC
450struct em28xx_audio {
451 char name[50];
452 char *transfer_buffer[EM28XX_AUDIO_BUFS];
453 struct urb *urb[EM28XX_AUDIO_BUFS];
454 struct usb_device *udev;
455 unsigned int capture_transfer_done;
456 struct snd_pcm_substream *capture_pcm_substream;
457
458 unsigned int hwptr_done_capture;
459 struct snd_card *sndcard;
460
c744dff2 461 int users;
6d79468d
MCC
462 enum em28xx_stream_state capture_stream;
463 spinlock_t slock;
464};
465
52284c3e
MCC
466struct em28xx;
467
468struct em28xx_fh {
469 struct em28xx *dev;
52284c3e 470 int radio;
8c873d31 471 unsigned int resources;
52284c3e
MCC
472
473 struct videobuf_queue vb_vidq;
28abf083 474 struct videobuf_queue vb_vbiq;
52284c3e
MCC
475
476 enum v4l2_buf_type type;
477};
478
a6c2ba28 479/* main device struct */
3acf2809 480struct em28xx {
a6c2ba28
AM
481 /* generic device properties */
482 char name[30]; /* name (including minor) of the device */
483 int model; /* index in the device_data struct */
e5589bef 484 int devno; /* marks the number of this device */
600bd7f0 485 enum em28xx_chip_id chip_id;
505b6d0b 486
f2cf250a 487 struct v4l2_device v4l2_dev;
505b6d0b
MCC
488 struct em28xx_board board;
489
d36bb4e7 490 /* Webcam specific fields */
527f09a9 491 enum em28xx_sensor em28xx_sensor;
55699964 492 int sensor_xres, sensor_yres;
d36bb4e7 493 int sensor_xtal;
527f09a9 494
c2a6b54a
MCC
495 /* Allows progressive (e. g. non-interlaced) mode */
496 int progressive;
497
579d3152
MCC
498 /* Vinmode/Vinctl used at the driver */
499 int vinmode, vinctl;
500
d7448a8d 501 unsigned int has_audio_class:1;
24a613e4 502 unsigned int has_alsa_audio:1;
a2070c66 503
bddcf633
MCC
504 struct em28xx_fmt *format;
505
a924a499
MCC
506 struct em28xx_IR *ir;
507
89b329ef
MCC
508 /* Some older em28xx chips needs a waiting time after writing */
509 unsigned int wait_after_write;
510
74f38a82
MCC
511 struct list_head devlist;
512
9bb13a6d
MCC
513 u32 i2s_speed; /* I2S speed for audio digital stream */
514
35643943 515 struct em28xx_audio_mode audio_mode;
a6c2ba28
AM
516
517 int tuner_type; /* type of the tuner */
518 int tuner_addr; /* tuner address */
519 int tda9887_conf;
520 /* i2c i/o */
521 struct i2c_adapter i2c_adap;
522 struct i2c_client i2c_client;
523 /* video for linux */
524 int users; /* user count for exclusive use */
525 struct video_device *vdev; /* video for linux device struct */
7d497f8a 526 v4l2_std_id norm; /* selected tv norm */
a6c2ba28
AM
527 int ctl_freq; /* selected frequency */
528 unsigned int ctl_input; /* selected input */
95b86a9a 529 unsigned int ctl_ainput;/* selected audio input */
35ae6f04 530 unsigned int ctl_aoutput;/* selected audio output */
a6c2ba28
AM
531 int mute;
532 int volume;
533 /* frame properties */
a6c2ba28
AM
534 int width; /* current frame width */
535 int height; /* current frame height */
d45b9b8a
HV
536 unsigned hscale; /* horizontal scale factor (see datasheet) */
537 unsigned vscale; /* vertical scale factor (see datasheet) */
a6c2ba28 538 int interlaced; /* 1=interlace fileds, 0=just top fileds */
9e31ced8 539 unsigned int video_bytesread; /* Number of bytes read */
a6c2ba28 540
03910cc3 541 unsigned long hash; /* eeprom hash - for boards with generic ID */
6ea54d93
DSL
542 unsigned long i2c_hash; /* i2c devicelist hash -
543 for boards with generic ID */
03910cc3 544
9baed99e 545 struct em28xx_audio adev;
6d79468d 546
a6c2ba28 547 /* states */
3acf2809 548 enum em28xx_dev_state state;
3acf2809 549 enum em28xx_io_method io;
9e31ced8 550
da52a55c
DH
551 /* vbi related state tracking */
552 int capture_type;
553 int vbi_read;
554 unsigned char cur_field;
555
556
d7448a8d
MCC
557 struct work_struct request_module_wk;
558
a6c2ba28 559 /* locks */
5a80415b 560 struct mutex lock;
f2a2e491 561 struct mutex ctrl_urb_lock; /* protects urb_buf */
d7aa8020 562 /* spinlock_t queue_lock; */
a6c2ba28
AM
563 struct list_head inqueue, outqueue;
564 wait_queue_head_t open, wait_frame, wait_stream;
565 struct video_device *vbi_dev;
0be43754 566 struct video_device *radio_dev;
a6c2ba28 567
8c873d31
DH
568 /* resources in use */
569 unsigned int resources;
570
a6c2ba28
AM
571 unsigned char eedata[256];
572
ad0ebb96
MCC
573 /* Isoc control struct */
574 struct em28xx_dmaqueue vidq;
28abf083 575 struct em28xx_dmaqueue vbiq;
ad0ebb96
MCC
576 struct em28xx_usb_isoc_ctl isoc_ctl;
577 spinlock_t slock;
578
a6c2ba28
AM
579 /* usb transfer */
580 struct usb_device *udev; /* the usb device */
581 int alt; /* alternate */
582 int max_pkt_size; /* max packet size of isoc transaction */
9d4d9c05
MCC
583 int num_alt; /* Number of alternative settings */
584 unsigned int *alt_max_pkt_size; /* array of wMaxPacketSize */
3acf2809 585 struct urb *urb[EM28XX_NUM_BUFS]; /* urb for isoc transfers */
a1a6ee74
NS
586 char *transfer_buffer[EM28XX_NUM_BUFS]; /* transfer buffers for isoc
587 transfer */
c4a98793
MCC
588 char urb_buf[URB_MAX_CTRL_SIZE]; /* urb control msg buffer */
589
a6c2ba28 590 /* helper funcs that call usb_control_msg */
6ea54d93 591 int (*em28xx_write_regs) (struct em28xx *dev, u16 reg,
a6c2ba28 592 char *buf, int len);
6ea54d93
DSL
593 int (*em28xx_read_reg) (struct em28xx *dev, u16 reg);
594 int (*em28xx_read_reg_req_len) (struct em28xx *dev, u8 req, u16 reg,
595 char *buf, int len);
596 int (*em28xx_write_regs_req) (struct em28xx *dev, u8 req, u16 reg,
a6c2ba28 597 char *buf, int len);
6ea54d93 598 int (*em28xx_read_reg_req) (struct em28xx *dev, u8 req, u16 reg);
3aefb79a
MCC
599
600 enum em28xx_mode mode;
601
6a1acc3b
DH
602 /* register numbers for GPO/GPIO registers */
603 u16 reg_gpo_num, reg_gpio_num;
604
c67ec53f
MCC
605 /* Caches GPO and GPIO registers */
606 unsigned char reg_gpo, reg_gpio;
607
a9fc52bc
DH
608 /* Snapshot button */
609 char snapshot_button_path[30]; /* path of the input dev */
610 struct input_dev *sbutton_input_dev;
611 struct delayed_work sbutton_query_work;
612
3421b778 613 struct em28xx_dvb *dvb;
d2ebd0f8
MCC
614
615 /* I2C keyboard data */
d2ebd0f8 616 struct IR_i2c_init_data init_data;
a6c2ba28
AM
617};
618
6d79468d
MCC
619struct em28xx_ops {
620 struct list_head next;
621 char *name;
622 int id;
623 int (*init)(struct em28xx *);
624 int (*fini)(struct em28xx *);
a3a048ce
MCC
625};
626
3acf2809 627/* Provided by em28xx-i2c.c */
fad7b958 628void em28xx_do_i2c_scan(struct em28xx *dev);
f2cf250a
DSL
629int em28xx_i2c_register(struct em28xx *dev);
630int em28xx_i2c_unregister(struct em28xx *dev);
a6c2ba28 631
3acf2809 632/* Provided by em28xx-core.c */
a6c2ba28 633
3acf2809
MCC
634u32 em28xx_request_buffers(struct em28xx *dev, u32 count);
635void em28xx_queue_unusedframes(struct em28xx *dev);
636void em28xx_release_buffers(struct em28xx *dev);
a6c2ba28 637
3acf2809 638int em28xx_read_reg_req_len(struct em28xx *dev, u8 req, u16 reg,
a6c2ba28 639 char *buf, int len);
3acf2809
MCC
640int em28xx_read_reg_req(struct em28xx *dev, u8 req, u16 reg);
641int em28xx_read_reg(struct em28xx *dev, u16 reg);
642int em28xx_write_regs_req(struct em28xx *dev, u8 req, u16 reg, char *buf,
a6c2ba28 643 int len);
3acf2809 644int em28xx_write_regs(struct em28xx *dev, u16 reg, char *buf, int len);
b6972489 645int em28xx_write_reg(struct em28xx *dev, u16 reg, u8 val);
1bad429e
MCC
646int em28xx_write_reg_bits(struct em28xx *dev, u16 reg, u8 val,
647 u8 bitmask);
b6972489 648
531c98e7
MCC
649int em28xx_read_ac97(struct em28xx *dev, u8 reg);
650int em28xx_write_ac97(struct em28xx *dev, u8 reg, u16 val);
651
3acf2809 652int em28xx_audio_analog_set(struct em28xx *dev);
35643943 653int em28xx_audio_setup(struct em28xx *dev);
539c96d0 654
3acf2809
MCC
655int em28xx_colorlevels_set_default(struct em28xx *dev);
656int em28xx_capture_start(struct em28xx *dev, int start);
da52a55c 657int em28xx_vbi_supported(struct em28xx *dev);
bddcf633 658int em28xx_set_outfmt(struct em28xx *dev);
3acf2809 659int em28xx_resolution_set(struct em28xx *dev);
3acf2809 660int em28xx_set_alternate(struct em28xx *dev);
579f72e4
AT
661int em28xx_init_isoc(struct em28xx *dev, int max_packets,
662 int num_bufs, int max_pkt_size,
c67ec53f 663 int (*isoc_copy) (struct em28xx *dev, struct urb *urb));
579f72e4 664void em28xx_uninit_isoc(struct em28xx *dev);
d18e2fda 665int em28xx_isoc_dvb_max_packetsize(struct em28xx *dev);
c67ec53f
MCC
666int em28xx_set_mode(struct em28xx *dev, enum em28xx_mode set_mode);
667int em28xx_gpio_set(struct em28xx *dev, struct em28xx_reg_seq *gpio);
1a23f81b
MCC
668void em28xx_wake_i2c(struct em28xx *dev);
669void em28xx_remove_from_devlist(struct em28xx *dev);
670void em28xx_add_into_devlist(struct em28xx *dev);
6d79468d
MCC
671int em28xx_register_extension(struct em28xx_ops *dev);
672void em28xx_unregister_extension(struct em28xx_ops *dev);
1a23f81b
MCC
673void em28xx_init_extension(struct em28xx *dev);
674void em28xx_close_extension(struct em28xx *dev);
675
676/* Provided by em28xx-video.c */
1a23f81b
MCC
677int em28xx_register_analog_devices(struct em28xx *dev);
678void em28xx_release_analog_resources(struct em28xx *dev);
6d79468d 679
3acf2809 680/* Provided by em28xx-cards.c */
6ea54d93 681extern int em2800_variant_detect(struct usb_device *udev, int model);
a94e95b4 682extern void em28xx_pre_card_setup(struct em28xx *dev);
3acf2809
MCC
683extern void em28xx_card_setup(struct em28xx *dev);
684extern struct em28xx_board em28xx_boards[];
685extern struct usb_device_id em28xx_id_table[];
686extern const unsigned int em28xx_bcount;
c668f32d 687void em28xx_register_i2c_ir(struct em28xx *dev);
d7cba043 688int em28xx_tuner_callback(void *ptr, int component, int command, int arg);
1a23f81b 689void em28xx_release_resources(struct em28xx *dev);
c8793b03
MCC
690
691/* Provided by em28xx-input.c */
c8793b03
MCC
692int em28xx_get_key_terratec(struct IR_i2c *ir, u32 *ir_key, u32 *ir_raw);
693int em28xx_get_key_em_haup(struct IR_i2c *ir, u32 *ir_key, u32 *ir_raw);
694int em28xx_get_key_pinnacle_usb_grey(struct IR_i2c *ir, u32 *ir_key,
695 u32 *ir_raw);
a9fc52bc
DH
696void em28xx_register_snapshot_button(struct em28xx *dev);
697void em28xx_deregister_snapshot_button(struct em28xx *dev);
a6c2ba28 698
a924a499
MCC
699int em28xx_ir_init(struct em28xx *dev);
700int em28xx_ir_fini(struct em28xx *dev);
701
28abf083
DH
702/* Provided by em28xx-vbi.c */
703extern struct videobuf_queue_ops em28xx_vbi_qops;
704
a6c2ba28
AM
705/* printk macros */
706
3acf2809 707#define em28xx_err(fmt, arg...) do {\
f85c657f 708 printk(KERN_ERR fmt , ##arg); } while (0)
a6c2ba28 709
3acf2809 710#define em28xx_errdev(fmt, arg...) do {\
4ac97914 711 printk(KERN_ERR "%s: "fmt,\
f85c657f 712 dev->name , ##arg); } while (0)
a6c2ba28 713
3acf2809 714#define em28xx_info(fmt, arg...) do {\
4ac97914 715 printk(KERN_INFO "%s: "fmt,\
f85c657f 716 dev->name , ##arg); } while (0)
3acf2809 717#define em28xx_warn(fmt, arg...) do {\
4ac97914 718 printk(KERN_WARNING "%s: "fmt,\
f85c657f 719 dev->name , ##arg); } while (0)
a6c2ba28 720
6ea54d93 721static inline int em28xx_compression_disable(struct em28xx *dev)
a6c2ba28
AM
722{
723 /* side effect of disabling scaler and mixer */
2a29a0d7 724 return em28xx_write_reg(dev, EM28XX_R26_COMPR, 0x00);
a6c2ba28
AM
725}
726
6ea54d93 727static inline int em28xx_contrast_get(struct em28xx *dev)
a6c2ba28 728{
41facaa4 729 return em28xx_read_reg(dev, EM28XX_R20_YGAIN) & 0x1f;
a6c2ba28
AM
730}
731
6ea54d93 732static inline int em28xx_brightness_get(struct em28xx *dev)
a6c2ba28 733{
41facaa4 734 return em28xx_read_reg(dev, EM28XX_R21_YOFFSET);
a6c2ba28
AM
735}
736
6ea54d93 737static inline int em28xx_saturation_get(struct em28xx *dev)
a6c2ba28 738{
41facaa4 739 return em28xx_read_reg(dev, EM28XX_R22_UVGAIN) & 0x1f;
a6c2ba28
AM
740}
741
6ea54d93 742static inline int em28xx_u_balance_get(struct em28xx *dev)
a6c2ba28 743{
41facaa4 744 return em28xx_read_reg(dev, EM28XX_R23_UOFFSET);
a6c2ba28
AM
745}
746
6ea54d93 747static inline int em28xx_v_balance_get(struct em28xx *dev)
a6c2ba28 748{
41facaa4 749 return em28xx_read_reg(dev, EM28XX_R24_VOFFSET);
a6c2ba28
AM
750}
751
6ea54d93 752static inline int em28xx_gamma_get(struct em28xx *dev)
a6c2ba28 753{
41facaa4 754 return em28xx_read_reg(dev, EM28XX_R14_GAMMA) & 0x3f;
a6c2ba28
AM
755}
756
6ea54d93 757static inline int em28xx_contrast_set(struct em28xx *dev, s32 val)
a6c2ba28
AM
758{
759 u8 tmp = (u8) val;
41facaa4 760 return em28xx_write_regs(dev, EM28XX_R20_YGAIN, &tmp, 1);
a6c2ba28
AM
761}
762
6ea54d93 763static inline int em28xx_brightness_set(struct em28xx *dev, s32 val)
a6c2ba28
AM
764{
765 u8 tmp = (u8) val;
41facaa4 766 return em28xx_write_regs(dev, EM28XX_R21_YOFFSET, &tmp, 1);
a6c2ba28
AM
767}
768
6ea54d93 769static inline int em28xx_saturation_set(struct em28xx *dev, s32 val)
a6c2ba28
AM
770{
771 u8 tmp = (u8) val;
41facaa4 772 return em28xx_write_regs(dev, EM28XX_R22_UVGAIN, &tmp, 1);
a6c2ba28
AM
773}
774
6ea54d93 775static inline int em28xx_u_balance_set(struct em28xx *dev, s32 val)
a6c2ba28
AM
776{
777 u8 tmp = (u8) val;
41facaa4 778 return em28xx_write_regs(dev, EM28XX_R23_UOFFSET, &tmp, 1);
a6c2ba28
AM
779}
780
6ea54d93 781static inline int em28xx_v_balance_set(struct em28xx *dev, s32 val)
a6c2ba28
AM
782{
783 u8 tmp = (u8) val;
41facaa4 784 return em28xx_write_regs(dev, EM28XX_R24_VOFFSET, &tmp, 1);
a6c2ba28
AM
785}
786
6ea54d93 787static inline int em28xx_gamma_set(struct em28xx *dev, s32 val)
a6c2ba28
AM
788{
789 u8 tmp = (u8) val;
41facaa4 790 return em28xx_write_regs(dev, EM28XX_R14_GAMMA, &tmp, 1);
a6c2ba28
AM
791}
792
793/*FIXME: maxw should be dependent of alt mode */
6ea54d93 794static inline unsigned int norm_maxw(struct em28xx *dev)
30556b23 795{
55699964
MCC
796 if (dev->board.is_webcam)
797 return dev->sensor_xres;
798
1ca31892 799 if (dev->board.max_range_640_480 || dev->board.is_em2800)
7d497f8a 800 return 640;
55699964
MCC
801
802 return 720;
30556b23
MR
803}
804
6ea54d93 805static inline unsigned int norm_maxh(struct em28xx *dev)
a6c2ba28 806{
55699964
MCC
807 if (dev->board.is_webcam)
808 return dev->sensor_yres;
809
505b6d0b 810 if (dev->board.max_range_640_480)
7d497f8a 811 return 480;
55699964
MCC
812
813 return (dev->norm & V4L2_STD_625_50) ? 576 : 480;
a6c2ba28 814}
a6c2ba28 815#endif