]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/gpu/drm/radeon/radeon_drv.c
Merge branch 'master' of /repos/git/net-next-2.6
[net-next-2.6.git] / drivers / gpu / drm / radeon / radeon_drv.c
CommitLineData
1da177e4
LT
1/**
2 * \file radeon_drv.c
3 * ATI Radeon driver
4 *
5 * \author Gareth Hughes <gareth@valinux.com>
6 */
7
8/*
9 * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
10 * All Rights Reserved.
11 *
12 * Permission is hereby granted, free of charge, to any person obtaining a
13 * copy of this software and associated documentation files (the "Software"),
14 * to deal in the Software without restriction, including without limitation
15 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
16 * and/or sell copies of the Software, and to permit persons to whom the
17 * Software is furnished to do so, subject to the following conditions:
18 *
19 * The above copyright notice and this permission notice (including the next
20 * paragraph) shall be included in all copies or substantial portions of the
21 * Software.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
24 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
25 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
26 * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
27 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
28 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
29 * OTHER DEALINGS IN THE SOFTWARE.
30 */
31
1da177e4
LT
32#include "drmP.h"
33#include "drm.h"
34#include "radeon_drm.h"
35#include "radeon_drv.h"
36
37#include "drm_pciids.h"
771fe6b9
JG
38#include <linux/console.h>
39
40
771fe6b9
JG
41/*
42 * KMS wrapper.
0de1a57b
DA
43 * - 2.0.0 - initial interface
44 * - 2.1.0 - add square tiling interface
fdb43528 45 * - 2.2.0 - add r6xx/r7xx const buffer support
cae94b0a 46 * - 2.3.0 - add MSPOS + 3D texture + r500 VAP regs
771fe6b9
JG
47 */
48#define KMS_DRIVER_MAJOR 2
cae94b0a 49#define KMS_DRIVER_MINOR 3
771fe6b9
JG
50#define KMS_DRIVER_PATCHLEVEL 0
51int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags);
52int radeon_driver_unload_kms(struct drm_device *dev);
53int radeon_driver_firstopen_kms(struct drm_device *dev);
54void radeon_driver_lastclose_kms(struct drm_device *dev);
55int radeon_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv);
56void radeon_driver_postclose_kms(struct drm_device *dev,
57 struct drm_file *file_priv);
58void radeon_driver_preclose_kms(struct drm_device *dev,
59 struct drm_file *file_priv);
60int radeon_suspend_kms(struct drm_device *dev, pm_message_t state);
61int radeon_resume_kms(struct drm_device *dev);
62u32 radeon_get_vblank_counter_kms(struct drm_device *dev, int crtc);
63int radeon_enable_vblank_kms(struct drm_device *dev, int crtc);
64void radeon_disable_vblank_kms(struct drm_device *dev, int crtc);
65void radeon_driver_irq_preinstall_kms(struct drm_device *dev);
66int radeon_driver_irq_postinstall_kms(struct drm_device *dev);
67void radeon_driver_irq_uninstall_kms(struct drm_device *dev);
68irqreturn_t radeon_driver_irq_handler_kms(DRM_IRQ_ARGS);
771fe6b9
JG
69int radeon_dma_ioctl_kms(struct drm_device *dev, void *data,
70 struct drm_file *file_priv);
71int radeon_gem_object_init(struct drm_gem_object *obj);
72void radeon_gem_object_free(struct drm_gem_object *obj);
73extern struct drm_ioctl_desc radeon_ioctls_kms[];
74extern int radeon_max_kms_ioctl;
75int radeon_mmap(struct file *filp, struct vm_area_struct *vma);
76#if defined(CONFIG_DEBUG_FS)
77int radeon_debugfs_init(struct drm_minor *minor);
78void radeon_debugfs_cleanup(struct drm_minor *minor);
79#endif
771fe6b9 80
1da177e4 81
689b9d74 82int radeon_no_wb;
771fe6b9
JG
83int radeon_modeset = -1;
84int radeon_dynclks = -1;
85int radeon_r4xx_atom = 0;
86int radeon_agpmode = 0;
87int radeon_vram_limit = 0;
88int radeon_gart_size = 512; /* default gart size */
89int radeon_benchmarking = 0;
ecc0b326 90int radeon_testing = 0;
771fe6b9 91int radeon_connector_table = 0;
4ce001ab 92int radeon_tv = 1;
383be5d1 93int radeon_new_pll = -1;
c913e23a 94int radeon_dynpm = -1;
dafc3bd5 95int radeon_audio = 1;
f46c0120 96int radeon_disp_priority = 0;
e2b0a8e1 97int radeon_hw_i2c = 0;
689b9d74 98
61a2d07d 99MODULE_PARM_DESC(no_wb, "Disable AGP writeback for scratch registers");
689b9d74
DA
100module_param_named(no_wb, radeon_no_wb, int, 0444);
101
771fe6b9
JG
102MODULE_PARM_DESC(modeset, "Disable/Enable modesetting");
103module_param_named(modeset, radeon_modeset, int, 0400);
104
105MODULE_PARM_DESC(dynclks, "Disable/Enable dynamic clocks");
106module_param_named(dynclks, radeon_dynclks, int, 0444);
107
108MODULE_PARM_DESC(r4xx_atom, "Enable ATOMBIOS modesetting for R4xx");
109module_param_named(r4xx_atom, radeon_r4xx_atom, int, 0444);
110
111MODULE_PARM_DESC(vramlimit, "Restrict VRAM for testing");
112module_param_named(vramlimit, radeon_vram_limit, int, 0600);
113
114MODULE_PARM_DESC(agpmode, "AGP Mode (-1 == PCI)");
115module_param_named(agpmode, radeon_agpmode, int, 0444);
116
117MODULE_PARM_DESC(gartsize, "Size of PCIE/IGP gart to setup in megabytes (32,64, etc)\n");
118module_param_named(gartsize, radeon_gart_size, int, 0600);
119
120MODULE_PARM_DESC(benchmark, "Run benchmark");
121module_param_named(benchmark, radeon_benchmarking, int, 0444);
122
ecc0b326
MD
123MODULE_PARM_DESC(test, "Run tests");
124module_param_named(test, radeon_testing, int, 0444);
125
771fe6b9
JG
126MODULE_PARM_DESC(connector_table, "Force connector table");
127module_param_named(connector_table, radeon_connector_table, int, 0444);
4ce001ab
DA
128
129MODULE_PARM_DESC(tv, "TV enable (0 = disable)");
130module_param_named(tv, radeon_tv, int, 0444);
771fe6b9 131
383be5d1 132MODULE_PARM_DESC(new_pll, "Select new PLL code");
b27b6375
AD
133module_param_named(new_pll, radeon_new_pll, int, 0444);
134
c913e23a
RM
135MODULE_PARM_DESC(dynpm, "Disable/Enable dynamic power management (1 = enable)");
136module_param_named(dynpm, radeon_dynpm, int, 0444);
137
dafc3bd5
CK
138MODULE_PARM_DESC(audio, "Audio enable (0 = disable)");
139module_param_named(audio, radeon_audio, int, 0444);
140
f46c0120
AD
141MODULE_PARM_DESC(disp_priority, "Display Priority (0 = auto, 1 = normal, 2 = high)");
142module_param_named(disp_priority, radeon_disp_priority, int, 0444);
143
e2b0a8e1
AD
144MODULE_PARM_DESC(hw_i2c, "hw i2c engine enable (0 = disable)");
145module_param_named(hw_i2c, radeon_hw_i2c, int, 0444);
146
0a3e67a4
JB
147static int radeon_suspend(struct drm_device *dev, pm_message_t state)
148{
149 drm_radeon_private_t *dev_priv = dev->dev_private;
150
03efb885
DA
151 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
152 return 0;
153
0a3e67a4 154 /* Disable *all* interrupts */
800b6995 155 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
0a3e67a4
JB
156 RADEON_WRITE(R500_DxMODE_INT_MASK, 0);
157 RADEON_WRITE(RADEON_GEN_INT_CNTL, 0);
158 return 0;
159}
160
161static int radeon_resume(struct drm_device *dev)
162{
163 drm_radeon_private_t *dev_priv = dev->dev_private;
164
03efb885
DA
165 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
166 return 0;
167
0a3e67a4 168 /* Restore interrupt registers */
800b6995 169 if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
0a3e67a4
JB
170 RADEON_WRITE(R500_DxMODE_INT_MASK, dev_priv->r500_disp_irq_reg);
171 RADEON_WRITE(RADEON_GEN_INT_CNTL, dev_priv->irq_enable_reg);
172 return 0;
173}
174
1da177e4
LT
175static struct pci_device_id pciidlist[] = {
176 radeon_PCI_IDS
177};
178
771fe6b9
JG
179#if defined(CONFIG_DRM_RADEON_KMS)
180MODULE_DEVICE_TABLE(pci, pciidlist);
181#endif
182
183static struct drm_driver driver_old = {
b5e89ed5
DA
184 .driver_features =
185 DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG |
0a3e67a4 186 DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED,
1da177e4 187 .dev_priv_size = sizeof(drm_radeon_buf_priv_t),
22eae947
DA
188 .load = radeon_driver_load,
189 .firstopen = radeon_driver_firstopen,
190 .open = radeon_driver_open,
191 .preclose = radeon_driver_preclose,
192 .postclose = radeon_driver_postclose,
193 .lastclose = radeon_driver_lastclose,
194 .unload = radeon_driver_unload,
0a3e67a4
JB
195 .suspend = radeon_suspend,
196 .resume = radeon_resume,
197 .get_vblank_counter = radeon_get_vblank_counter,
198 .enable_vblank = radeon_enable_vblank,
199 .disable_vblank = radeon_disable_vblank,
60f2ee0b
DA
200 .master_create = radeon_master_create,
201 .master_destroy = radeon_master_destroy,
1da177e4
LT
202 .irq_preinstall = radeon_driver_irq_preinstall,
203 .irq_postinstall = radeon_driver_irq_postinstall,
204 .irq_uninstall = radeon_driver_irq_uninstall,
205 .irq_handler = radeon_driver_irq_handler,
1da177e4
LT
206 .reclaim_buffers = drm_core_reclaim_buffers,
207 .get_map_ofs = drm_core_get_map_ofs,
208 .get_reg_ofs = drm_core_get_reg_ofs,
1da177e4
LT
209 .ioctls = radeon_ioctls,
210 .dma_ioctl = radeon_cp_buffers,
211 .fops = {
b5e89ed5
DA
212 .owner = THIS_MODULE,
213 .open = drm_open,
214 .release = drm_release,
ed8b6704 215 .unlocked_ioctl = drm_ioctl,
b5e89ed5
DA
216 .mmap = drm_mmap,
217 .poll = drm_poll,
218 .fasync = drm_fasync,
9a186645 219#ifdef CONFIG_COMPAT
b5e89ed5 220 .compat_ioctl = radeon_compat_ioctl,
9a186645 221#endif
22eae947
DA
222 },
223
1da177e4 224 .pci_driver = {
22eae947
DA
225 .name = DRIVER_NAME,
226 .id_table = pciidlist,
227 },
228
229 .name = DRIVER_NAME,
230 .desc = DRIVER_DESC,
231 .date = DRIVER_DATE,
232 .major = DRIVER_MAJOR,
233 .minor = DRIVER_MINOR,
234 .patchlevel = DRIVER_PATCHLEVEL,
1da177e4
LT
235};
236
771fe6b9
JG
237static struct drm_driver kms_driver;
238
239static int __devinit
240radeon_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
241{
242 return drm_get_dev(pdev, ent, &kms_driver);
243}
244
245static void
246radeon_pci_remove(struct pci_dev *pdev)
247{
248 struct drm_device *dev = pci_get_drvdata(pdev);
249
250 drm_put_dev(dev);
251}
252
253static int
254radeon_pci_suspend(struct pci_dev *pdev, pm_message_t state)
255{
256 struct drm_device *dev = pci_get_drvdata(pdev);
257 return radeon_suspend_kms(dev, state);
258}
259
260static int
261radeon_pci_resume(struct pci_dev *pdev)
262{
263 struct drm_device *dev = pci_get_drvdata(pdev);
264 return radeon_resume_kms(dev);
265}
266
267static struct drm_driver kms_driver = {
268 .driver_features =
269 DRIVER_USE_AGP | DRIVER_USE_MTRR | DRIVER_PCI_DMA | DRIVER_SG |
270 DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED | DRIVER_GEM,
271 .dev_priv_size = 0,
272 .load = radeon_driver_load_kms,
273 .firstopen = radeon_driver_firstopen_kms,
274 .open = radeon_driver_open_kms,
275 .preclose = radeon_driver_preclose_kms,
276 .postclose = radeon_driver_postclose_kms,
277 .lastclose = radeon_driver_lastclose_kms,
278 .unload = radeon_driver_unload_kms,
279 .suspend = radeon_suspend_kms,
280 .resume = radeon_resume_kms,
281 .get_vblank_counter = radeon_get_vblank_counter_kms,
282 .enable_vblank = radeon_enable_vblank_kms,
283 .disable_vblank = radeon_disable_vblank_kms,
771fe6b9
JG
284#if defined(CONFIG_DEBUG_FS)
285 .debugfs_init = radeon_debugfs_init,
286 .debugfs_cleanup = radeon_debugfs_cleanup,
287#endif
288 .irq_preinstall = radeon_driver_irq_preinstall_kms,
289 .irq_postinstall = radeon_driver_irq_postinstall_kms,
290 .irq_uninstall = radeon_driver_irq_uninstall_kms,
291 .irq_handler = radeon_driver_irq_handler_kms,
292 .reclaim_buffers = drm_core_reclaim_buffers,
293 .get_map_ofs = drm_core_get_map_ofs,
294 .get_reg_ofs = drm_core_get_reg_ofs,
295 .ioctls = radeon_ioctls_kms,
296 .gem_init_object = radeon_gem_object_init,
297 .gem_free_object = radeon_gem_object_free,
298 .dma_ioctl = radeon_dma_ioctl_kms,
299 .fops = {
300 .owner = THIS_MODULE,
301 .open = drm_open,
302 .release = drm_release,
ed8b6704 303 .unlocked_ioctl = drm_ioctl,
771fe6b9
JG
304 .mmap = radeon_mmap,
305 .poll = drm_poll,
306 .fasync = drm_fasync,
307#ifdef CONFIG_COMPAT
70ba2a37 308 .compat_ioctl = radeon_kms_compat_ioctl,
771fe6b9
JG
309#endif
310 },
311
312 .pci_driver = {
313 .name = DRIVER_NAME,
314 .id_table = pciidlist,
315 .probe = radeon_pci_probe,
316 .remove = radeon_pci_remove,
317 .suspend = radeon_pci_suspend,
318 .resume = radeon_pci_resume,
319 },
320
321 .name = DRIVER_NAME,
322 .desc = DRIVER_DESC,
323 .date = DRIVER_DATE,
324 .major = KMS_DRIVER_MAJOR,
325 .minor = KMS_DRIVER_MINOR,
326 .patchlevel = KMS_DRIVER_PATCHLEVEL,
327};
771fe6b9
JG
328
329static struct drm_driver *driver;
330
1da177e4
LT
331static int __init radeon_init(void)
332{
771fe6b9
JG
333 driver = &driver_old;
334 driver->num_ioctls = radeon_max_ioctl;
de05065f
DA
335#ifdef CONFIG_VGA_CONSOLE
336 if (vgacon_text_force() && radeon_modeset == -1) {
337 DRM_INFO("VGACON disable radeon kernel modesetting.\n");
338 driver = &driver_old;
339 driver->driver_features &= ~DRIVER_MODESET;
340 radeon_modeset = 0;
341 }
342#endif
771fe6b9
JG
343 /* if enabled by default */
344 if (radeon_modeset == -1) {
a0cdc649
DA
345#ifdef CONFIG_DRM_RADEON_KMS
346 DRM_INFO("radeon defaulting to kernel modesetting.\n");
771fe6b9 347 radeon_modeset = 1;
a0cdc649
DA
348#else
349 DRM_INFO("radeon defaulting to userspace modesetting.\n");
350 radeon_modeset = 0;
351#endif
771fe6b9
JG
352 }
353 if (radeon_modeset == 1) {
354 DRM_INFO("radeon kernel modesetting enabled.\n");
355 driver = &kms_driver;
356 driver->driver_features |= DRIVER_MODESET;
357 driver->num_ioctls = radeon_max_kms_ioctl;
6a9ee8af 358 radeon_register_atpx_handler();
771fe6b9 359 }
771fe6b9
JG
360 /* if the vga console setting is enabled still
361 * let modprobe override it */
771fe6b9 362 return drm_init(driver);
1da177e4
LT
363}
364
365static void __exit radeon_exit(void)
366{
771fe6b9 367 drm_exit(driver);
6a9ee8af 368 radeon_unregister_atpx_handler();
1da177e4
LT
369}
370
176f613e 371module_init(radeon_init);
1da177e4
LT
372module_exit(radeon_exit);
373
b5e89ed5
DA
374MODULE_AUTHOR(DRIVER_AUTHOR);
375MODULE_DESCRIPTION(DRIVER_DESC);
1da177e4 376MODULE_LICENSE("GPL and additional rights");