]>
Commit | Line | Data |
---|---|---|
771fe6b9 JG |
1 | /* |
2 | * Copyright 2007-8 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice shall be included in | |
13 | * all copies or substantial portions of the Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
19 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
20 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
21 | * OTHER DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: Dave Airlie | |
24 | * Alex Deucher | |
25 | */ | |
26 | #include "drmP.h" | |
27 | #include "drm_edid.h" | |
28 | #include "drm_crtc_helper.h" | |
d50ba256 | 29 | #include "drm_fb_helper.h" |
771fe6b9 JG |
30 | #include "radeon_drm.h" |
31 | #include "radeon.h" | |
923f6848 | 32 | #include "atom.h" |
771fe6b9 JG |
33 | |
34 | extern void | |
35 | radeon_combios_connected_scratch_regs(struct drm_connector *connector, | |
36 | struct drm_encoder *encoder, | |
37 | bool connected); | |
38 | extern void | |
39 | radeon_atombios_connected_scratch_regs(struct drm_connector *connector, | |
40 | struct drm_encoder *encoder, | |
41 | bool connected); | |
42 | ||
d4877cf2 AD |
43 | void radeon_connector_hotplug(struct drm_connector *connector) |
44 | { | |
45 | struct drm_device *dev = connector->dev; | |
46 | struct radeon_device *rdev = dev->dev_private; | |
47 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
48 | ||
49 | if (radeon_connector->hpd.hpd != RADEON_HPD_NONE) | |
50 | radeon_hpd_set_polarity(rdev, radeon_connector->hpd.hpd); | |
51 | ||
196c58d2 AD |
52 | if ((connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort) || |
53 | (connector->connector_type == DRM_MODE_CONNECTOR_eDP)) { | |
54 | if ((radeon_dp_getsinktype(radeon_connector) == CONNECTOR_OBJECT_ID_DISPLAYPORT) || | |
55 | (radeon_dp_getsinktype(radeon_connector) == CONNECTOR_OBJECT_ID_eDP)) { | |
d4877cf2 AD |
56 | if (radeon_dp_needs_link_train(radeon_connector)) { |
57 | if (connector->encoder) | |
58 | dp_link_train(connector->encoder, connector); | |
59 | } | |
60 | } | |
61 | } | |
62 | ||
63 | } | |
64 | ||
445282db DA |
65 | static void radeon_property_change_mode(struct drm_encoder *encoder) |
66 | { | |
67 | struct drm_crtc *crtc = encoder->crtc; | |
68 | ||
69 | if (crtc && crtc->enabled) { | |
70 | drm_crtc_helper_set_mode(crtc, &crtc->mode, | |
71 | crtc->x, crtc->y, crtc->fb); | |
72 | } | |
73 | } | |
771fe6b9 JG |
74 | static void |
75 | radeon_connector_update_scratch_regs(struct drm_connector *connector, enum drm_connector_status status) | |
76 | { | |
77 | struct drm_device *dev = connector->dev; | |
78 | struct radeon_device *rdev = dev->dev_private; | |
79 | struct drm_encoder *best_encoder = NULL; | |
80 | struct drm_encoder *encoder = NULL; | |
81 | struct drm_connector_helper_funcs *connector_funcs = connector->helper_private; | |
82 | struct drm_mode_object *obj; | |
83 | bool connected; | |
84 | int i; | |
85 | ||
86 | best_encoder = connector_funcs->best_encoder(connector); | |
87 | ||
88 | for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) { | |
89 | if (connector->encoder_ids[i] == 0) | |
90 | break; | |
91 | ||
92 | obj = drm_mode_object_find(connector->dev, | |
93 | connector->encoder_ids[i], | |
94 | DRM_MODE_OBJECT_ENCODER); | |
95 | if (!obj) | |
96 | continue; | |
97 | ||
98 | encoder = obj_to_encoder(obj); | |
99 | ||
100 | if ((encoder == best_encoder) && (status == connector_status_connected)) | |
101 | connected = true; | |
102 | else | |
103 | connected = false; | |
104 | ||
105 | if (rdev->is_atom_bios) | |
106 | radeon_atombios_connected_scratch_regs(connector, encoder, connected); | |
107 | else | |
108 | radeon_combios_connected_scratch_regs(connector, encoder, connected); | |
109 | ||
110 | } | |
111 | } | |
112 | ||
445282db DA |
113 | struct drm_encoder *radeon_find_encoder(struct drm_connector *connector, int encoder_type) |
114 | { | |
115 | struct drm_mode_object *obj; | |
116 | struct drm_encoder *encoder; | |
117 | int i; | |
118 | ||
119 | for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) { | |
120 | if (connector->encoder_ids[i] == 0) | |
121 | break; | |
122 | ||
123 | obj = drm_mode_object_find(connector->dev, connector->encoder_ids[i], DRM_MODE_OBJECT_ENCODER); | |
124 | if (!obj) | |
125 | continue; | |
126 | ||
127 | encoder = obj_to_encoder(obj); | |
128 | if (encoder->encoder_type == encoder_type) | |
129 | return encoder; | |
130 | } | |
131 | return NULL; | |
132 | } | |
133 | ||
771fe6b9 JG |
134 | struct drm_encoder *radeon_best_single_encoder(struct drm_connector *connector) |
135 | { | |
136 | int enc_id = connector->encoder_ids[0]; | |
137 | struct drm_mode_object *obj; | |
138 | struct drm_encoder *encoder; | |
139 | ||
140 | /* pick the encoder ids */ | |
141 | if (enc_id) { | |
142 | obj = drm_mode_object_find(connector->dev, enc_id, DRM_MODE_OBJECT_ENCODER); | |
143 | if (!obj) | |
144 | return NULL; | |
145 | encoder = obj_to_encoder(obj); | |
146 | return encoder; | |
147 | } | |
148 | return NULL; | |
149 | } | |
150 | ||
4ce001ab DA |
151 | /* |
152 | * radeon_connector_analog_encoder_conflict_solve | |
153 | * - search for other connectors sharing this encoder | |
154 | * if priority is true, then set them disconnected if this is connected | |
155 | * if priority is false, set us disconnected if they are connected | |
156 | */ | |
157 | static enum drm_connector_status | |
158 | radeon_connector_analog_encoder_conflict_solve(struct drm_connector *connector, | |
159 | struct drm_encoder *encoder, | |
160 | enum drm_connector_status current_status, | |
161 | bool priority) | |
162 | { | |
163 | struct drm_device *dev = connector->dev; | |
164 | struct drm_connector *conflict; | |
165 | int i; | |
166 | ||
167 | list_for_each_entry(conflict, &dev->mode_config.connector_list, head) { | |
168 | if (conflict == connector) | |
169 | continue; | |
170 | ||
171 | for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) { | |
172 | if (conflict->encoder_ids[i] == 0) | |
173 | break; | |
174 | ||
175 | /* if the IDs match */ | |
176 | if (conflict->encoder_ids[i] == encoder->base.id) { | |
177 | if (conflict->status != connector_status_connected) | |
178 | continue; | |
179 | ||
180 | if (priority == true) { | |
181 | DRM_INFO("1: conflicting encoders switching off %s\n", drm_get_connector_name(conflict)); | |
182 | DRM_INFO("in favor of %s\n", drm_get_connector_name(connector)); | |
183 | conflict->status = connector_status_disconnected; | |
184 | radeon_connector_update_scratch_regs(conflict, connector_status_disconnected); | |
185 | } else { | |
186 | DRM_INFO("2: conflicting encoders switching off %s\n", drm_get_connector_name(connector)); | |
187 | DRM_INFO("in favor of %s\n", drm_get_connector_name(conflict)); | |
188 | current_status = connector_status_disconnected; | |
189 | } | |
190 | break; | |
191 | } | |
192 | } | |
193 | } | |
194 | return current_status; | |
195 | ||
196 | } | |
197 | ||
771fe6b9 JG |
198 | static struct drm_display_mode *radeon_fp_native_mode(struct drm_encoder *encoder) |
199 | { | |
200 | struct drm_device *dev = encoder->dev; | |
201 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
202 | struct drm_display_mode *mode = NULL; | |
de2103e4 | 203 | struct drm_display_mode *native_mode = &radeon_encoder->native_mode; |
771fe6b9 | 204 | |
de2103e4 AD |
205 | if (native_mode->hdisplay != 0 && |
206 | native_mode->vdisplay != 0 && | |
207 | native_mode->clock != 0) { | |
fb06ca8f | 208 | mode = drm_mode_duplicate(dev, native_mode); |
771fe6b9 JG |
209 | mode->type = DRM_MODE_TYPE_PREFERRED | DRM_MODE_TYPE_DRIVER; |
210 | drm_mode_set_name(mode); | |
211 | ||
212 | DRM_DEBUG("Adding native panel mode %s\n", mode->name); | |
d2efdf6d AD |
213 | } else if (native_mode->hdisplay != 0 && |
214 | native_mode->vdisplay != 0) { | |
215 | /* mac laptops without an edid */ | |
216 | /* Note that this is not necessarily the exact panel mode, | |
217 | * but an approximation based on the cvt formula. For these | |
218 | * systems we should ideally read the mode info out of the | |
219 | * registers or add a mode table, but this works and is much | |
220 | * simpler. | |
221 | */ | |
222 | mode = drm_cvt_mode(dev, native_mode->hdisplay, native_mode->vdisplay, 60, true, false, false); | |
223 | mode->type = DRM_MODE_TYPE_PREFERRED | DRM_MODE_TYPE_DRIVER; | |
224 | DRM_DEBUG("Adding cvt approximation of native panel mode %s\n", mode->name); | |
771fe6b9 JG |
225 | } |
226 | return mode; | |
227 | } | |
228 | ||
923f6848 AD |
229 | static void radeon_add_common_modes(struct drm_encoder *encoder, struct drm_connector *connector) |
230 | { | |
231 | struct drm_device *dev = encoder->dev; | |
232 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
233 | struct drm_display_mode *mode = NULL; | |
de2103e4 | 234 | struct drm_display_mode *native_mode = &radeon_encoder->native_mode; |
923f6848 AD |
235 | int i; |
236 | struct mode_size { | |
237 | int w; | |
238 | int h; | |
239 | } common_modes[17] = { | |
240 | { 640, 480}, | |
241 | { 720, 480}, | |
242 | { 800, 600}, | |
243 | { 848, 480}, | |
244 | {1024, 768}, | |
245 | {1152, 768}, | |
246 | {1280, 720}, | |
247 | {1280, 800}, | |
248 | {1280, 854}, | |
249 | {1280, 960}, | |
250 | {1280, 1024}, | |
251 | {1440, 900}, | |
252 | {1400, 1050}, | |
253 | {1680, 1050}, | |
254 | {1600, 1200}, | |
255 | {1920, 1080}, | |
256 | {1920, 1200} | |
257 | }; | |
258 | ||
259 | for (i = 0; i < 17; i++) { | |
dfdd6467 AD |
260 | if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT)) { |
261 | if (common_modes[i].w > 1024 || | |
262 | common_modes[i].h > 768) | |
263 | continue; | |
264 | } | |
923f6848 | 265 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) { |
de2103e4 AD |
266 | if (common_modes[i].w > native_mode->hdisplay || |
267 | common_modes[i].h > native_mode->vdisplay || | |
268 | (common_modes[i].w == native_mode->hdisplay && | |
269 | common_modes[i].h == native_mode->vdisplay)) | |
923f6848 AD |
270 | continue; |
271 | } | |
272 | if (common_modes[i].w < 320 || common_modes[i].h < 200) | |
273 | continue; | |
274 | ||
d50ba256 | 275 | mode = drm_cvt_mode(dev, common_modes[i].w, common_modes[i].h, 60, false, false, false); |
923f6848 AD |
276 | drm_mode_probed_add(connector, mode); |
277 | } | |
278 | } | |
279 | ||
771fe6b9 JG |
280 | int radeon_connector_set_property(struct drm_connector *connector, struct drm_property *property, |
281 | uint64_t val) | |
282 | { | |
445282db DA |
283 | struct drm_device *dev = connector->dev; |
284 | struct radeon_device *rdev = dev->dev_private; | |
285 | struct drm_encoder *encoder; | |
286 | struct radeon_encoder *radeon_encoder; | |
287 | ||
288 | if (property == rdev->mode_info.coherent_mode_property) { | |
289 | struct radeon_encoder_atom_dig *dig; | |
290 | ||
291 | /* need to find digital encoder on connector */ | |
292 | encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS); | |
293 | if (!encoder) | |
294 | return 0; | |
295 | ||
296 | radeon_encoder = to_radeon_encoder(encoder); | |
297 | ||
298 | if (!radeon_encoder->enc_priv) | |
299 | return 0; | |
300 | ||
301 | dig = radeon_encoder->enc_priv; | |
302 | dig->coherent_mode = val ? true : false; | |
303 | radeon_property_change_mode(&radeon_encoder->base); | |
304 | } | |
305 | ||
306 | if (property == rdev->mode_info.tv_std_property) { | |
307 | encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TVDAC); | |
308 | if (!encoder) { | |
309 | encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_DAC); | |
310 | } | |
311 | ||
312 | if (!encoder) | |
313 | return 0; | |
314 | ||
315 | radeon_encoder = to_radeon_encoder(encoder); | |
316 | if (!radeon_encoder->enc_priv) | |
317 | return 0; | |
318 | if (rdev->is_atom_bios) { | |
319 | struct radeon_encoder_atom_dac *dac_int; | |
320 | dac_int = radeon_encoder->enc_priv; | |
321 | dac_int->tv_std = val; | |
322 | } else { | |
323 | struct radeon_encoder_tv_dac *dac_int; | |
324 | dac_int = radeon_encoder->enc_priv; | |
325 | dac_int->tv_std = val; | |
326 | } | |
327 | radeon_property_change_mode(&radeon_encoder->base); | |
328 | } | |
329 | ||
330 | if (property == rdev->mode_info.load_detect_property) { | |
331 | struct radeon_connector *radeon_connector = | |
332 | to_radeon_connector(connector); | |
333 | ||
334 | if (val == 0) | |
335 | radeon_connector->dac_load_detect = false; | |
336 | else | |
337 | radeon_connector->dac_load_detect = true; | |
338 | } | |
339 | ||
340 | if (property == rdev->mode_info.tmds_pll_property) { | |
341 | struct radeon_encoder_int_tmds *tmds = NULL; | |
342 | bool ret = false; | |
343 | /* need to find digital encoder on connector */ | |
344 | encoder = radeon_find_encoder(connector, DRM_MODE_ENCODER_TMDS); | |
345 | if (!encoder) | |
346 | return 0; | |
347 | ||
348 | radeon_encoder = to_radeon_encoder(encoder); | |
349 | ||
350 | tmds = radeon_encoder->enc_priv; | |
351 | if (!tmds) | |
352 | return 0; | |
353 | ||
354 | if (val == 0) { | |
355 | if (rdev->is_atom_bios) | |
356 | ret = radeon_atombios_get_tmds_info(radeon_encoder, tmds); | |
357 | else | |
358 | ret = radeon_legacy_get_tmds_info_from_combios(radeon_encoder, tmds); | |
359 | } | |
360 | if (val == 1 || ret == false) { | |
361 | radeon_legacy_get_tmds_info_from_table(radeon_encoder, tmds); | |
362 | } | |
363 | radeon_property_change_mode(&radeon_encoder->base); | |
364 | } | |
365 | ||
771fe6b9 JG |
366 | return 0; |
367 | } | |
368 | ||
8dfaa8a7 MD |
369 | static void radeon_fixup_lvds_native_mode(struct drm_encoder *encoder, |
370 | struct drm_connector *connector) | |
371 | { | |
372 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
de2103e4 | 373 | struct drm_display_mode *native_mode = &radeon_encoder->native_mode; |
8dfaa8a7 MD |
374 | |
375 | /* Try to get native mode details from EDID if necessary */ | |
de2103e4 | 376 | if (!native_mode->clock) { |
8dfaa8a7 MD |
377 | struct drm_display_mode *t, *mode; |
378 | ||
379 | list_for_each_entry_safe(mode, t, &connector->probed_modes, head) { | |
de2103e4 AD |
380 | if (mode->hdisplay == native_mode->hdisplay && |
381 | mode->vdisplay == native_mode->vdisplay) { | |
382 | *native_mode = *mode; | |
383 | drm_mode_set_crtcinfo(native_mode, CRTC_INTERLACE_HALVE_V); | |
8dfaa8a7 MD |
384 | DRM_INFO("Determined LVDS native mode details from EDID\n"); |
385 | break; | |
386 | } | |
387 | } | |
388 | } | |
de2103e4 | 389 | if (!native_mode->clock) { |
8dfaa8a7 MD |
390 | DRM_INFO("No LVDS native mode details, disabling RMX\n"); |
391 | radeon_encoder->rmx_type = RMX_OFF; | |
392 | } | |
393 | } | |
771fe6b9 JG |
394 | |
395 | static int radeon_lvds_get_modes(struct drm_connector *connector) | |
396 | { | |
397 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
398 | struct drm_encoder *encoder; | |
399 | int ret = 0; | |
400 | struct drm_display_mode *mode; | |
401 | ||
402 | if (radeon_connector->ddc_bus) { | |
403 | ret = radeon_ddc_get_modes(radeon_connector); | |
404 | if (ret > 0) { | |
7747b713 | 405 | encoder = radeon_best_single_encoder(connector); |
8dfaa8a7 MD |
406 | if (encoder) { |
407 | radeon_fixup_lvds_native_mode(encoder, connector); | |
7747b713 AD |
408 | /* add scaled modes */ |
409 | radeon_add_common_modes(encoder, connector); | |
8dfaa8a7 | 410 | } |
771fe6b9 JG |
411 | return ret; |
412 | } | |
413 | } | |
414 | ||
415 | encoder = radeon_best_single_encoder(connector); | |
416 | if (!encoder) | |
417 | return 0; | |
418 | ||
419 | /* we have no EDID modes */ | |
420 | mode = radeon_fp_native_mode(encoder); | |
421 | if (mode) { | |
422 | ret = 1; | |
423 | drm_mode_probed_add(connector, mode); | |
7747b713 AD |
424 | /* add scaled modes */ |
425 | radeon_add_common_modes(encoder, connector); | |
771fe6b9 | 426 | } |
923f6848 | 427 | |
771fe6b9 JG |
428 | return ret; |
429 | } | |
430 | ||
431 | static int radeon_lvds_mode_valid(struct drm_connector *connector, | |
432 | struct drm_display_mode *mode) | |
433 | { | |
a3fa6320 AD |
434 | struct drm_encoder *encoder = radeon_best_single_encoder(connector); |
435 | ||
436 | if ((mode->hdisplay < 320) || (mode->vdisplay < 240)) | |
437 | return MODE_PANEL; | |
438 | ||
439 | if (encoder) { | |
440 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
441 | struct drm_display_mode *native_mode = &radeon_encoder->native_mode; | |
442 | ||
443 | /* AVIVO hardware supports downscaling modes larger than the panel | |
444 | * to the panel size, but I'm not sure this is desirable. | |
445 | */ | |
446 | if ((mode->hdisplay > native_mode->hdisplay) || | |
447 | (mode->vdisplay > native_mode->vdisplay)) | |
448 | return MODE_PANEL; | |
449 | ||
450 | /* if scaling is disabled, block non-native modes */ | |
451 | if (radeon_encoder->rmx_type == RMX_OFF) { | |
452 | if ((mode->hdisplay != native_mode->hdisplay) || | |
453 | (mode->vdisplay != native_mode->vdisplay)) | |
454 | return MODE_PANEL; | |
455 | } | |
456 | } | |
457 | ||
771fe6b9 JG |
458 | return MODE_OK; |
459 | } | |
460 | ||
461 | static enum drm_connector_status radeon_lvds_detect(struct drm_connector *connector) | |
462 | { | |
0549a061 | 463 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
2ffb8429 | 464 | struct drm_encoder *encoder = radeon_best_single_encoder(connector); |
0549a061 | 465 | enum drm_connector_status ret = connector_status_disconnected; |
2ffb8429 AD |
466 | |
467 | if (encoder) { | |
468 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
de2103e4 | 469 | struct drm_display_mode *native_mode = &radeon_encoder->native_mode; |
2ffb8429 AD |
470 | |
471 | /* check if panel is valid */ | |
de2103e4 | 472 | if (native_mode->hdisplay >= 320 && native_mode->vdisplay >= 240) |
2ffb8429 AD |
473 | ret = connector_status_connected; |
474 | ||
475 | } | |
0549a061 AD |
476 | |
477 | /* check for edid as well */ | |
0294cf4f AD |
478 | if (radeon_connector->edid) |
479 | ret = connector_status_connected; | |
480 | else { | |
481 | if (radeon_connector->ddc_bus) { | |
ab1e9ea0 | 482 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 1); |
0294cf4f AD |
483 | radeon_connector->edid = drm_get_edid(&radeon_connector->base, |
484 | &radeon_connector->ddc_bus->adapter); | |
ab1e9ea0 | 485 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 0); |
0294cf4f AD |
486 | if (radeon_connector->edid) |
487 | ret = connector_status_connected; | |
488 | } | |
0549a061 | 489 | } |
771fe6b9 | 490 | /* check acpi lid status ??? */ |
2ffb8429 | 491 | |
771fe6b9 JG |
492 | radeon_connector_update_scratch_regs(connector, ret); |
493 | return ret; | |
494 | } | |
495 | ||
496 | static void radeon_connector_destroy(struct drm_connector *connector) | |
497 | { | |
498 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
499 | ||
500 | if (radeon_connector->ddc_bus) | |
501 | radeon_i2c_destroy(radeon_connector->ddc_bus); | |
0294cf4f AD |
502 | if (radeon_connector->edid) |
503 | kfree(radeon_connector->edid); | |
771fe6b9 JG |
504 | kfree(radeon_connector->con_priv); |
505 | drm_sysfs_connector_remove(connector); | |
506 | drm_connector_cleanup(connector); | |
507 | kfree(connector); | |
508 | } | |
509 | ||
445282db DA |
510 | static int radeon_lvds_set_property(struct drm_connector *connector, |
511 | struct drm_property *property, | |
512 | uint64_t value) | |
513 | { | |
514 | struct drm_device *dev = connector->dev; | |
515 | struct radeon_encoder *radeon_encoder; | |
516 | enum radeon_rmx_type rmx_type; | |
517 | ||
518 | DRM_DEBUG("\n"); | |
519 | if (property != dev->mode_config.scaling_mode_property) | |
520 | return 0; | |
521 | ||
522 | if (connector->encoder) | |
523 | radeon_encoder = to_radeon_encoder(connector->encoder); | |
524 | else { | |
525 | struct drm_connector_helper_funcs *connector_funcs = connector->helper_private; | |
526 | radeon_encoder = to_radeon_encoder(connector_funcs->best_encoder(connector)); | |
527 | } | |
528 | ||
529 | switch (value) { | |
530 | case DRM_MODE_SCALE_NONE: rmx_type = RMX_OFF; break; | |
531 | case DRM_MODE_SCALE_CENTER: rmx_type = RMX_CENTER; break; | |
532 | case DRM_MODE_SCALE_ASPECT: rmx_type = RMX_ASPECT; break; | |
533 | default: | |
534 | case DRM_MODE_SCALE_FULLSCREEN: rmx_type = RMX_FULL; break; | |
535 | } | |
536 | if (radeon_encoder->rmx_type == rmx_type) | |
537 | return 0; | |
538 | ||
539 | radeon_encoder->rmx_type = rmx_type; | |
540 | ||
541 | radeon_property_change_mode(&radeon_encoder->base); | |
542 | return 0; | |
543 | } | |
544 | ||
545 | ||
771fe6b9 JG |
546 | struct drm_connector_helper_funcs radeon_lvds_connector_helper_funcs = { |
547 | .get_modes = radeon_lvds_get_modes, | |
548 | .mode_valid = radeon_lvds_mode_valid, | |
549 | .best_encoder = radeon_best_single_encoder, | |
550 | }; | |
551 | ||
552 | struct drm_connector_funcs radeon_lvds_connector_funcs = { | |
553 | .dpms = drm_helper_connector_dpms, | |
554 | .detect = radeon_lvds_detect, | |
555 | .fill_modes = drm_helper_probe_single_connector_modes, | |
556 | .destroy = radeon_connector_destroy, | |
445282db | 557 | .set_property = radeon_lvds_set_property, |
771fe6b9 JG |
558 | }; |
559 | ||
560 | static int radeon_vga_get_modes(struct drm_connector *connector) | |
561 | { | |
562 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
563 | int ret; | |
564 | ||
565 | ret = radeon_ddc_get_modes(radeon_connector); | |
566 | ||
567 | return ret; | |
568 | } | |
569 | ||
570 | static int radeon_vga_mode_valid(struct drm_connector *connector, | |
571 | struct drm_display_mode *mode) | |
572 | { | |
a3fa6320 AD |
573 | /* XXX check mode bandwidth */ |
574 | /* XXX verify against max DAC output frequency */ | |
771fe6b9 JG |
575 | return MODE_OK; |
576 | } | |
577 | ||
578 | static enum drm_connector_status radeon_vga_detect(struct drm_connector *connector) | |
579 | { | |
580 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
581 | struct drm_encoder *encoder; | |
582 | struct drm_encoder_helper_funcs *encoder_funcs; | |
4b9d2a21 | 583 | bool dret = false; |
771fe6b9 JG |
584 | enum drm_connector_status ret = connector_status_disconnected; |
585 | ||
4ce001ab DA |
586 | encoder = radeon_best_single_encoder(connector); |
587 | if (!encoder) | |
588 | ret = connector_status_disconnected; | |
589 | ||
4b9d2a21 DA |
590 | if (radeon_connector->ddc_bus) { |
591 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 1); | |
592 | dret = radeon_ddc_probe(radeon_connector); | |
593 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 0); | |
594 | } | |
0294cf4f AD |
595 | if (dret) { |
596 | if (radeon_connector->edid) { | |
597 | kfree(radeon_connector->edid); | |
598 | radeon_connector->edid = NULL; | |
599 | } | |
ab1e9ea0 | 600 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 1); |
0294cf4f | 601 | radeon_connector->edid = drm_get_edid(&radeon_connector->base, &radeon_connector->ddc_bus->adapter); |
ab1e9ea0 | 602 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 0); |
0294cf4f AD |
603 | |
604 | if (!radeon_connector->edid) { | |
f82f5f3a JG |
605 | DRM_ERROR("%s: probed a monitor but no|invalid EDID\n", |
606 | drm_get_connector_name(connector)); | |
607 | ret = connector_status_connected; | |
0294cf4f AD |
608 | } else { |
609 | radeon_connector->use_digital = !!(radeon_connector->edid->input & DRM_EDID_INPUT_DIGITAL); | |
610 | ||
611 | /* some oems have boards with separate digital and analog connectors | |
612 | * with a shared ddc line (often vga + hdmi) | |
613 | */ | |
614 | if (radeon_connector->use_digital && radeon_connector->shared_ddc) { | |
615 | kfree(radeon_connector->edid); | |
616 | radeon_connector->edid = NULL; | |
617 | ret = connector_status_disconnected; | |
618 | } else | |
619 | ret = connector_status_connected; | |
620 | } | |
621 | } else { | |
d8a7f792 | 622 | if (radeon_connector->dac_load_detect && encoder) { |
445282db DA |
623 | encoder_funcs = encoder->helper_private; |
624 | ret = encoder_funcs->detect(encoder, connector); | |
625 | } | |
771fe6b9 JG |
626 | } |
627 | ||
4ce001ab DA |
628 | if (ret == connector_status_connected) |
629 | ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, true); | |
771fe6b9 JG |
630 | radeon_connector_update_scratch_regs(connector, ret); |
631 | return ret; | |
632 | } | |
633 | ||
634 | struct drm_connector_helper_funcs radeon_vga_connector_helper_funcs = { | |
635 | .get_modes = radeon_vga_get_modes, | |
636 | .mode_valid = radeon_vga_mode_valid, | |
637 | .best_encoder = radeon_best_single_encoder, | |
638 | }; | |
639 | ||
640 | struct drm_connector_funcs radeon_vga_connector_funcs = { | |
641 | .dpms = drm_helper_connector_dpms, | |
642 | .detect = radeon_vga_detect, | |
643 | .fill_modes = drm_helper_probe_single_connector_modes, | |
644 | .destroy = radeon_connector_destroy, | |
645 | .set_property = radeon_connector_set_property, | |
646 | }; | |
647 | ||
4ce001ab DA |
648 | static int radeon_tv_get_modes(struct drm_connector *connector) |
649 | { | |
650 | struct drm_device *dev = connector->dev; | |
923f6848 | 651 | struct radeon_device *rdev = dev->dev_private; |
4ce001ab | 652 | struct drm_display_mode *tv_mode; |
923f6848 | 653 | struct drm_encoder *encoder; |
4ce001ab | 654 | |
923f6848 AD |
655 | encoder = radeon_best_single_encoder(connector); |
656 | if (!encoder) | |
657 | return 0; | |
4ce001ab | 658 | |
923f6848 AD |
659 | /* avivo chips can scale any mode */ |
660 | if (rdev->family >= CHIP_RS600) | |
661 | /* add scaled modes */ | |
662 | radeon_add_common_modes(encoder, connector); | |
663 | else { | |
664 | /* only 800x600 is supported right now on pre-avivo chips */ | |
d50ba256 | 665 | tv_mode = drm_cvt_mode(dev, 800, 600, 60, false, false, false); |
923f6848 AD |
666 | tv_mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED; |
667 | drm_mode_probed_add(connector, tv_mode); | |
668 | } | |
4ce001ab DA |
669 | return 1; |
670 | } | |
671 | ||
672 | static int radeon_tv_mode_valid(struct drm_connector *connector, | |
673 | struct drm_display_mode *mode) | |
674 | { | |
a3fa6320 AD |
675 | if ((mode->hdisplay > 1024) || (mode->vdisplay > 768)) |
676 | return MODE_CLOCK_RANGE; | |
4ce001ab DA |
677 | return MODE_OK; |
678 | } | |
679 | ||
680 | static enum drm_connector_status radeon_tv_detect(struct drm_connector *connector) | |
681 | { | |
682 | struct drm_encoder *encoder; | |
683 | struct drm_encoder_helper_funcs *encoder_funcs; | |
445282db DA |
684 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
685 | enum drm_connector_status ret = connector_status_disconnected; | |
686 | ||
687 | if (!radeon_connector->dac_load_detect) | |
688 | return ret; | |
4ce001ab DA |
689 | |
690 | encoder = radeon_best_single_encoder(connector); | |
691 | if (!encoder) | |
692 | ret = connector_status_disconnected; | |
693 | else { | |
694 | encoder_funcs = encoder->helper_private; | |
695 | ret = encoder_funcs->detect(encoder, connector); | |
696 | } | |
697 | if (ret == connector_status_connected) | |
698 | ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, false); | |
699 | radeon_connector_update_scratch_regs(connector, ret); | |
700 | return ret; | |
701 | } | |
702 | ||
703 | struct drm_connector_helper_funcs radeon_tv_connector_helper_funcs = { | |
704 | .get_modes = radeon_tv_get_modes, | |
705 | .mode_valid = radeon_tv_mode_valid, | |
706 | .best_encoder = radeon_best_single_encoder, | |
707 | }; | |
708 | ||
709 | struct drm_connector_funcs radeon_tv_connector_funcs = { | |
710 | .dpms = drm_helper_connector_dpms, | |
711 | .detect = radeon_tv_detect, | |
712 | .fill_modes = drm_helper_probe_single_connector_modes, | |
713 | .destroy = radeon_connector_destroy, | |
714 | .set_property = radeon_connector_set_property, | |
715 | }; | |
716 | ||
771fe6b9 JG |
717 | static int radeon_dvi_get_modes(struct drm_connector *connector) |
718 | { | |
719 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
720 | int ret; | |
721 | ||
722 | ret = radeon_ddc_get_modes(radeon_connector); | |
771fe6b9 JG |
723 | return ret; |
724 | } | |
725 | ||
4ce001ab DA |
726 | /* |
727 | * DVI is complicated | |
728 | * Do a DDC probe, if DDC probe passes, get the full EDID so | |
729 | * we can do analog/digital monitor detection at this point. | |
730 | * If the monitor is an analog monitor or we got no DDC, | |
731 | * we need to find the DAC encoder object for this connector. | |
732 | * If we got no DDC, we do load detection on the DAC encoder object. | |
733 | * If we got analog DDC or load detection passes on the DAC encoder | |
734 | * we have to check if this analog encoder is shared with anyone else (TV) | |
735 | * if its shared we have to set the other connector to disconnected. | |
736 | */ | |
771fe6b9 JG |
737 | static enum drm_connector_status radeon_dvi_detect(struct drm_connector *connector) |
738 | { | |
739 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
4ce001ab | 740 | struct drm_encoder *encoder = NULL; |
771fe6b9 JG |
741 | struct drm_encoder_helper_funcs *encoder_funcs; |
742 | struct drm_mode_object *obj; | |
743 | int i; | |
744 | enum drm_connector_status ret = connector_status_disconnected; | |
4b9d2a21 | 745 | bool dret = false; |
771fe6b9 | 746 | |
4b9d2a21 DA |
747 | if (radeon_connector->ddc_bus) { |
748 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 1); | |
749 | dret = radeon_ddc_probe(radeon_connector); | |
750 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 0); | |
751 | } | |
4ce001ab | 752 | if (dret) { |
0294cf4f AD |
753 | if (radeon_connector->edid) { |
754 | kfree(radeon_connector->edid); | |
755 | radeon_connector->edid = NULL; | |
756 | } | |
ab1e9ea0 | 757 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 1); |
4ce001ab | 758 | radeon_connector->edid = drm_get_edid(&radeon_connector->base, &radeon_connector->ddc_bus->adapter); |
ab1e9ea0 | 759 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 0); |
4ce001ab DA |
760 | |
761 | if (!radeon_connector->edid) { | |
f82f5f3a JG |
762 | DRM_ERROR("%s: probed a monitor but no|invalid EDID\n", |
763 | drm_get_connector_name(connector)); | |
4ce001ab DA |
764 | } else { |
765 | radeon_connector->use_digital = !!(radeon_connector->edid->input & DRM_EDID_INPUT_DIGITAL); | |
766 | ||
0294cf4f AD |
767 | /* some oems have boards with separate digital and analog connectors |
768 | * with a shared ddc line (often vga + hdmi) | |
769 | */ | |
770 | if ((!radeon_connector->use_digital) && radeon_connector->shared_ddc) { | |
771 | kfree(radeon_connector->edid); | |
772 | radeon_connector->edid = NULL; | |
773 | ret = connector_status_disconnected; | |
774 | } else | |
775 | ret = connector_status_connected; | |
71407c46 AD |
776 | |
777 | /* multiple connectors on the same encoder with the same ddc line | |
778 | * This tends to be HDMI and DVI on the same encoder with the | |
779 | * same ddc line. If the edid says HDMI, consider the HDMI port | |
780 | * connected and the DVI port disconnected. If the edid doesn't | |
781 | * say HDMI, vice versa. | |
782 | */ | |
783 | if (radeon_connector->shared_ddc && connector_status_connected) { | |
784 | struct drm_device *dev = connector->dev; | |
785 | struct drm_connector *list_connector; | |
786 | struct radeon_connector *list_radeon_connector; | |
787 | list_for_each_entry(list_connector, &dev->mode_config.connector_list, head) { | |
788 | if (connector == list_connector) | |
789 | continue; | |
790 | list_radeon_connector = to_radeon_connector(list_connector); | |
791 | if (radeon_connector->devices == list_radeon_connector->devices) { | |
792 | if (drm_detect_hdmi_monitor(radeon_connector->edid)) { | |
793 | if (connector->connector_type == DRM_MODE_CONNECTOR_DVID) { | |
794 | kfree(radeon_connector->edid); | |
795 | radeon_connector->edid = NULL; | |
796 | ret = connector_status_disconnected; | |
797 | } | |
798 | } else { | |
799 | if ((connector->connector_type == DRM_MODE_CONNECTOR_HDMIA) || | |
800 | (connector->connector_type == DRM_MODE_CONNECTOR_HDMIB)) { | |
801 | kfree(radeon_connector->edid); | |
802 | radeon_connector->edid = NULL; | |
803 | ret = connector_status_disconnected; | |
804 | } | |
805 | } | |
806 | } | |
807 | } | |
808 | } | |
4ce001ab DA |
809 | } |
810 | } | |
811 | ||
812 | if ((ret == connector_status_connected) && (radeon_connector->use_digital == true)) | |
813 | goto out; | |
814 | ||
815 | /* find analog encoder */ | |
445282db DA |
816 | if (radeon_connector->dac_load_detect) { |
817 | for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) { | |
818 | if (connector->encoder_ids[i] == 0) | |
819 | break; | |
771fe6b9 | 820 | |
445282db DA |
821 | obj = drm_mode_object_find(connector->dev, |
822 | connector->encoder_ids[i], | |
823 | DRM_MODE_OBJECT_ENCODER); | |
824 | if (!obj) | |
825 | continue; | |
771fe6b9 | 826 | |
445282db | 827 | encoder = obj_to_encoder(obj); |
771fe6b9 | 828 | |
445282db DA |
829 | encoder_funcs = encoder->helper_private; |
830 | if (encoder_funcs->detect) { | |
831 | if (ret != connector_status_connected) { | |
832 | ret = encoder_funcs->detect(encoder, connector); | |
833 | if (ret == connector_status_connected) { | |
834 | radeon_connector->use_digital = false; | |
835 | } | |
771fe6b9 | 836 | } |
445282db | 837 | break; |
771fe6b9 JG |
838 | } |
839 | } | |
840 | } | |
841 | ||
4ce001ab DA |
842 | if ((ret == connector_status_connected) && (radeon_connector->use_digital == false) && |
843 | encoder) { | |
844 | ret = radeon_connector_analog_encoder_conflict_solve(connector, encoder, ret, true); | |
845 | } | |
846 | ||
847 | out: | |
771fe6b9 JG |
848 | /* updated in get modes as well since we need to know if it's analog or digital */ |
849 | radeon_connector_update_scratch_regs(connector, ret); | |
850 | return ret; | |
851 | } | |
852 | ||
853 | /* okay need to be smart in here about which encoder to pick */ | |
854 | struct drm_encoder *radeon_dvi_encoder(struct drm_connector *connector) | |
855 | { | |
856 | int enc_id = connector->encoder_ids[0]; | |
857 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
858 | struct drm_mode_object *obj; | |
859 | struct drm_encoder *encoder; | |
860 | int i; | |
861 | for (i = 0; i < DRM_CONNECTOR_MAX_ENCODER; i++) { | |
862 | if (connector->encoder_ids[i] == 0) | |
863 | break; | |
864 | ||
865 | obj = drm_mode_object_find(connector->dev, connector->encoder_ids[i], DRM_MODE_OBJECT_ENCODER); | |
866 | if (!obj) | |
867 | continue; | |
868 | ||
869 | encoder = obj_to_encoder(obj); | |
870 | ||
4ce001ab | 871 | if (radeon_connector->use_digital == true) { |
771fe6b9 JG |
872 | if (encoder->encoder_type == DRM_MODE_ENCODER_TMDS) |
873 | return encoder; | |
874 | } else { | |
875 | if (encoder->encoder_type == DRM_MODE_ENCODER_DAC || | |
876 | encoder->encoder_type == DRM_MODE_ENCODER_TVDAC) | |
877 | return encoder; | |
878 | } | |
879 | } | |
880 | ||
881 | /* see if we have a default encoder TODO */ | |
882 | ||
883 | /* then check use digitial */ | |
884 | /* pick the first one */ | |
885 | if (enc_id) { | |
886 | obj = drm_mode_object_find(connector->dev, enc_id, DRM_MODE_OBJECT_ENCODER); | |
887 | if (!obj) | |
888 | return NULL; | |
889 | encoder = obj_to_encoder(obj); | |
890 | return encoder; | |
891 | } | |
892 | return NULL; | |
893 | } | |
894 | ||
d50ba256 DA |
895 | static void radeon_dvi_force(struct drm_connector *connector) |
896 | { | |
897 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
898 | if (connector->force == DRM_FORCE_ON) | |
899 | radeon_connector->use_digital = false; | |
900 | if (connector->force == DRM_FORCE_ON_DIGITAL) | |
901 | radeon_connector->use_digital = true; | |
902 | } | |
903 | ||
a3fa6320 AD |
904 | static int radeon_dvi_mode_valid(struct drm_connector *connector, |
905 | struct drm_display_mode *mode) | |
906 | { | |
1b24203e AD |
907 | struct drm_device *dev = connector->dev; |
908 | struct radeon_device *rdev = dev->dev_private; | |
a3fa6320 AD |
909 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); |
910 | ||
911 | /* XXX check mode bandwidth */ | |
912 | ||
1b24203e AD |
913 | /* clocks over 135 MHz have heat issues with DVI on RV100 */ |
914 | if (radeon_connector->use_digital && | |
915 | (rdev->family == CHIP_RV100) && | |
916 | (mode->clock > 135000)) | |
917 | return MODE_CLOCK_HIGH; | |
918 | ||
a3fa6320 AD |
919 | if (radeon_connector->use_digital && (mode->clock > 165000)) { |
920 | if ((radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_I) || | |
921 | (radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_DUAL_LINK_DVI_D) || | |
922 | (radeon_connector->connector_object_id == CONNECTOR_OBJECT_ID_HDMI_TYPE_B)) | |
923 | return MODE_OK; | |
924 | else | |
925 | return MODE_CLOCK_HIGH; | |
926 | } | |
927 | return MODE_OK; | |
928 | } | |
929 | ||
771fe6b9 JG |
930 | struct drm_connector_helper_funcs radeon_dvi_connector_helper_funcs = { |
931 | .get_modes = radeon_dvi_get_modes, | |
a3fa6320 | 932 | .mode_valid = radeon_dvi_mode_valid, |
771fe6b9 JG |
933 | .best_encoder = radeon_dvi_encoder, |
934 | }; | |
935 | ||
936 | struct drm_connector_funcs radeon_dvi_connector_funcs = { | |
937 | .dpms = drm_helper_connector_dpms, | |
938 | .detect = radeon_dvi_detect, | |
939 | .fill_modes = drm_helper_probe_single_connector_modes, | |
940 | .set_property = radeon_connector_set_property, | |
941 | .destroy = radeon_connector_destroy, | |
d50ba256 | 942 | .force = radeon_dvi_force, |
771fe6b9 JG |
943 | }; |
944 | ||
ffd09c64 AD |
945 | static void radeon_dp_connector_destroy(struct drm_connector *connector) |
946 | { | |
947 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
948 | struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv; | |
949 | ||
950 | if (radeon_connector->ddc_bus) | |
951 | radeon_i2c_destroy(radeon_connector->ddc_bus); | |
952 | if (radeon_connector->edid) | |
953 | kfree(radeon_connector->edid); | |
954 | if (radeon_dig_connector->dp_i2c_bus) | |
955 | radeon_i2c_destroy(radeon_dig_connector->dp_i2c_bus); | |
956 | kfree(radeon_connector->con_priv); | |
957 | drm_sysfs_connector_remove(connector); | |
958 | drm_connector_cleanup(connector); | |
959 | kfree(connector); | |
960 | } | |
961 | ||
746c1aa4 DA |
962 | static int radeon_dp_get_modes(struct drm_connector *connector) |
963 | { | |
964 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
965 | int ret; | |
966 | ||
967 | ret = radeon_ddc_get_modes(radeon_connector); | |
968 | return ret; | |
969 | } | |
970 | ||
971 | static enum drm_connector_status radeon_dp_detect(struct drm_connector *connector) | |
972 | { | |
973 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
746c1aa4 | 974 | enum drm_connector_status ret = connector_status_disconnected; |
4143e919 AD |
975 | struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv; |
976 | u8 sink_type; | |
746c1aa4 DA |
977 | |
978 | if (radeon_connector->edid) { | |
979 | kfree(radeon_connector->edid); | |
980 | radeon_connector->edid = NULL; | |
981 | } | |
982 | ||
983 | sink_type = radeon_dp_getsinktype(radeon_connector); | |
196c58d2 AD |
984 | if ((sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) || |
985 | (sink_type == CONNECTOR_OBJECT_ID_eDP)) { | |
9fa05c98 AD |
986 | if (radeon_dp_getdpcd(radeon_connector)) { |
987 | radeon_dig_connector->dp_sink_type = sink_type; | |
988 | ret = connector_status_connected; | |
989 | } | |
4143e919 AD |
990 | } else { |
991 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 1); | |
992 | if (radeon_ddc_probe(radeon_connector)) { | |
993 | radeon_dig_connector->dp_sink_type = sink_type; | |
994 | ret = connector_status_connected; | |
995 | } | |
996 | radeon_i2c_do_lock(radeon_connector->ddc_bus, 0); | |
746c1aa4 | 997 | } |
4143e919 | 998 | |
746c1aa4 DA |
999 | return ret; |
1000 | } | |
1001 | ||
5801ead6 AD |
1002 | static int radeon_dp_mode_valid(struct drm_connector *connector, |
1003 | struct drm_display_mode *mode) | |
1004 | { | |
1005 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
1006 | struct radeon_connector_atom_dig *radeon_dig_connector = radeon_connector->con_priv; | |
1007 | ||
1008 | /* XXX check mode bandwidth */ | |
1009 | ||
196c58d2 AD |
1010 | if ((radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) || |
1011 | (radeon_dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) | |
5801ead6 AD |
1012 | return radeon_dp_mode_valid_helper(radeon_connector, mode); |
1013 | else | |
1014 | return MODE_OK; | |
1015 | } | |
1016 | ||
746c1aa4 DA |
1017 | struct drm_connector_helper_funcs radeon_dp_connector_helper_funcs = { |
1018 | .get_modes = radeon_dp_get_modes, | |
5801ead6 | 1019 | .mode_valid = radeon_dp_mode_valid, |
746c1aa4 DA |
1020 | .best_encoder = radeon_dvi_encoder, |
1021 | }; | |
1022 | ||
1023 | struct drm_connector_funcs radeon_dp_connector_funcs = { | |
1024 | .dpms = drm_helper_connector_dpms, | |
1025 | .detect = radeon_dp_detect, | |
1026 | .fill_modes = drm_helper_probe_single_connector_modes, | |
1027 | .set_property = radeon_connector_set_property, | |
ffd09c64 | 1028 | .destroy = radeon_dp_connector_destroy, |
746c1aa4 DA |
1029 | .force = radeon_dvi_force, |
1030 | }; | |
1031 | ||
771fe6b9 JG |
1032 | void |
1033 | radeon_add_atom_connector(struct drm_device *dev, | |
1034 | uint32_t connector_id, | |
1035 | uint32_t supported_device, | |
1036 | int connector_type, | |
1037 | struct radeon_i2c_bus_rec *i2c_bus, | |
1038 | bool linkb, | |
b75fad06 | 1039 | uint32_t igp_lane_info, |
eed45b30 AD |
1040 | uint16_t connector_object_id, |
1041 | struct radeon_hpd *hpd) | |
771fe6b9 | 1042 | { |
445282db | 1043 | struct radeon_device *rdev = dev->dev_private; |
771fe6b9 JG |
1044 | struct drm_connector *connector; |
1045 | struct radeon_connector *radeon_connector; | |
1046 | struct radeon_connector_atom_dig *radeon_dig_connector; | |
1047 | uint32_t subpixel_order = SubPixelNone; | |
0294cf4f | 1048 | bool shared_ddc = false; |
d50ba256 | 1049 | int ret; |
771fe6b9 JG |
1050 | |
1051 | /* fixme - tv/cv/din */ | |
4ce001ab | 1052 | if (connector_type == DRM_MODE_CONNECTOR_Unknown) |
771fe6b9 JG |
1053 | return; |
1054 | ||
1055 | /* see if we already added it */ | |
1056 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
1057 | radeon_connector = to_radeon_connector(connector); | |
1058 | if (radeon_connector->connector_id == connector_id) { | |
1059 | radeon_connector->devices |= supported_device; | |
1060 | return; | |
1061 | } | |
0294cf4f AD |
1062 | if (radeon_connector->ddc_bus && i2c_bus->valid) { |
1063 | if (memcmp(&radeon_connector->ddc_bus->rec, i2c_bus, | |
1064 | sizeof(struct radeon_i2c_bus_rec)) == 0) { | |
1065 | radeon_connector->shared_ddc = true; | |
1066 | shared_ddc = true; | |
1067 | } | |
1068 | } | |
771fe6b9 JG |
1069 | } |
1070 | ||
1071 | radeon_connector = kzalloc(sizeof(struct radeon_connector), GFP_KERNEL); | |
1072 | if (!radeon_connector) | |
1073 | return; | |
1074 | ||
1075 | connector = &radeon_connector->base; | |
1076 | ||
1077 | radeon_connector->connector_id = connector_id; | |
1078 | radeon_connector->devices = supported_device; | |
0294cf4f | 1079 | radeon_connector->shared_ddc = shared_ddc; |
b75fad06 | 1080 | radeon_connector->connector_object_id = connector_object_id; |
eed45b30 | 1081 | radeon_connector->hpd = *hpd; |
771fe6b9 JG |
1082 | switch (connector_type) { |
1083 | case DRM_MODE_CONNECTOR_VGA: | |
1084 | drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type); | |
74bf2ad5 DA |
1085 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs); |
1086 | if (ret) | |
1087 | goto failed; | |
771fe6b9 JG |
1088 | if (i2c_bus->valid) { |
1089 | radeon_connector->ddc_bus = radeon_i2c_create(dev, i2c_bus, "VGA"); | |
1090 | if (!radeon_connector->ddc_bus) | |
1091 | goto failed; | |
1092 | } | |
35e4b7af | 1093 | radeon_connector->dac_load_detect = true; |
445282db DA |
1094 | drm_connector_attach_property(&radeon_connector->base, |
1095 | rdev->mode_info.load_detect_property, | |
1096 | 1); | |
771fe6b9 JG |
1097 | break; |
1098 | case DRM_MODE_CONNECTOR_DVIA: | |
1099 | drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type); | |
74bf2ad5 DA |
1100 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs); |
1101 | if (ret) | |
1102 | goto failed; | |
771fe6b9 JG |
1103 | if (i2c_bus->valid) { |
1104 | radeon_connector->ddc_bus = radeon_i2c_create(dev, i2c_bus, "DVI"); | |
1105 | if (!radeon_connector->ddc_bus) | |
1106 | goto failed; | |
1107 | } | |
35e4b7af | 1108 | radeon_connector->dac_load_detect = true; |
445282db DA |
1109 | drm_connector_attach_property(&radeon_connector->base, |
1110 | rdev->mode_info.load_detect_property, | |
1111 | 1); | |
771fe6b9 JG |
1112 | break; |
1113 | case DRM_MODE_CONNECTOR_DVII: | |
1114 | case DRM_MODE_CONNECTOR_DVID: | |
1115 | radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL); | |
1116 | if (!radeon_dig_connector) | |
1117 | goto failed; | |
1118 | radeon_dig_connector->linkb = linkb; | |
1119 | radeon_dig_connector->igp_lane_info = igp_lane_info; | |
1120 | radeon_connector->con_priv = radeon_dig_connector; | |
1121 | drm_connector_init(dev, &radeon_connector->base, &radeon_dvi_connector_funcs, connector_type); | |
74bf2ad5 DA |
1122 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs); |
1123 | if (ret) | |
1124 | goto failed; | |
771fe6b9 JG |
1125 | if (i2c_bus->valid) { |
1126 | radeon_connector->ddc_bus = radeon_i2c_create(dev, i2c_bus, "DVI"); | |
1127 | if (!radeon_connector->ddc_bus) | |
1128 | goto failed; | |
1129 | } | |
1130 | subpixel_order = SubPixelHorizontalRGB; | |
445282db DA |
1131 | drm_connector_attach_property(&radeon_connector->base, |
1132 | rdev->mode_info.coherent_mode_property, | |
1133 | 1); | |
390d0bbe AD |
1134 | if (connector_type == DRM_MODE_CONNECTOR_DVII) { |
1135 | radeon_connector->dac_load_detect = true; | |
1136 | drm_connector_attach_property(&radeon_connector->base, | |
1137 | rdev->mode_info.load_detect_property, | |
1138 | 1); | |
1139 | } | |
771fe6b9 JG |
1140 | break; |
1141 | case DRM_MODE_CONNECTOR_HDMIA: | |
1142 | case DRM_MODE_CONNECTOR_HDMIB: | |
1143 | radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL); | |
1144 | if (!radeon_dig_connector) | |
1145 | goto failed; | |
1146 | radeon_dig_connector->linkb = linkb; | |
1147 | radeon_dig_connector->igp_lane_info = igp_lane_info; | |
1148 | radeon_connector->con_priv = radeon_dig_connector; | |
1149 | drm_connector_init(dev, &radeon_connector->base, &radeon_dvi_connector_funcs, connector_type); | |
74bf2ad5 DA |
1150 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs); |
1151 | if (ret) | |
1152 | goto failed; | |
771fe6b9 JG |
1153 | if (i2c_bus->valid) { |
1154 | radeon_connector->ddc_bus = radeon_i2c_create(dev, i2c_bus, "HDMI"); | |
1155 | if (!radeon_connector->ddc_bus) | |
1156 | goto failed; | |
1157 | } | |
445282db DA |
1158 | drm_connector_attach_property(&radeon_connector->base, |
1159 | rdev->mode_info.coherent_mode_property, | |
1160 | 1); | |
771fe6b9 JG |
1161 | subpixel_order = SubPixelHorizontalRGB; |
1162 | break; | |
1163 | case DRM_MODE_CONNECTOR_DisplayPort: | |
196c58d2 | 1164 | case DRM_MODE_CONNECTOR_eDP: |
771fe6b9 JG |
1165 | radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL); |
1166 | if (!radeon_dig_connector) | |
1167 | goto failed; | |
1168 | radeon_dig_connector->linkb = linkb; | |
1169 | radeon_dig_connector->igp_lane_info = igp_lane_info; | |
1170 | radeon_connector->con_priv = radeon_dig_connector; | |
746c1aa4 DA |
1171 | drm_connector_init(dev, &radeon_connector->base, &radeon_dp_connector_funcs, connector_type); |
1172 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_dp_connector_helper_funcs); | |
74bf2ad5 DA |
1173 | if (ret) |
1174 | goto failed; | |
771fe6b9 | 1175 | if (i2c_bus->valid) { |
390d0bbe | 1176 | /* add DP i2c bus */ |
196c58d2 AD |
1177 | if (connector_type == DRM_MODE_CONNECTOR_eDP) |
1178 | radeon_dig_connector->dp_i2c_bus = radeon_i2c_create_dp(dev, i2c_bus, "eDP-auxch"); | |
1179 | else | |
1180 | radeon_dig_connector->dp_i2c_bus = radeon_i2c_create_dp(dev, i2c_bus, "DP-auxch"); | |
390d0bbe AD |
1181 | if (!radeon_dig_connector->dp_i2c_bus) |
1182 | goto failed; | |
196c58d2 AD |
1183 | if (connector_type == DRM_MODE_CONNECTOR_eDP) |
1184 | radeon_connector->ddc_bus = radeon_i2c_create(dev, i2c_bus, "eDP"); | |
1185 | else | |
1186 | radeon_connector->ddc_bus = radeon_i2c_create(dev, i2c_bus, "DP"); | |
771fe6b9 JG |
1187 | if (!radeon_connector->ddc_bus) |
1188 | goto failed; | |
1189 | } | |
1190 | subpixel_order = SubPixelHorizontalRGB; | |
390d0bbe AD |
1191 | drm_connector_attach_property(&radeon_connector->base, |
1192 | rdev->mode_info.coherent_mode_property, | |
1193 | 1); | |
771fe6b9 JG |
1194 | break; |
1195 | case DRM_MODE_CONNECTOR_SVIDEO: | |
1196 | case DRM_MODE_CONNECTOR_Composite: | |
1197 | case DRM_MODE_CONNECTOR_9PinDIN: | |
4ce001ab DA |
1198 | if (radeon_tv == 1) { |
1199 | drm_connector_init(dev, &radeon_connector->base, &radeon_tv_connector_funcs, connector_type); | |
74bf2ad5 DA |
1200 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_tv_connector_helper_funcs); |
1201 | if (ret) | |
1202 | goto failed; | |
1203 | radeon_connector->dac_load_detect = true; | |
1204 | drm_connector_attach_property(&radeon_connector->base, | |
1205 | rdev->mode_info.load_detect_property, | |
1206 | 1); | |
ed160143 AD |
1207 | drm_connector_attach_property(&radeon_connector->base, |
1208 | rdev->mode_info.tv_std_property, | |
d79766fa | 1209 | radeon_atombios_get_tv_info(rdev)); |
4ce001ab | 1210 | } |
771fe6b9 JG |
1211 | break; |
1212 | case DRM_MODE_CONNECTOR_LVDS: | |
1213 | radeon_dig_connector = kzalloc(sizeof(struct radeon_connector_atom_dig), GFP_KERNEL); | |
1214 | if (!radeon_dig_connector) | |
1215 | goto failed; | |
1216 | radeon_dig_connector->linkb = linkb; | |
1217 | radeon_dig_connector->igp_lane_info = igp_lane_info; | |
1218 | radeon_connector->con_priv = radeon_dig_connector; | |
1219 | drm_connector_init(dev, &radeon_connector->base, &radeon_lvds_connector_funcs, connector_type); | |
74bf2ad5 DA |
1220 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_lvds_connector_helper_funcs); |
1221 | if (ret) | |
1222 | goto failed; | |
771fe6b9 JG |
1223 | if (i2c_bus->valid) { |
1224 | radeon_connector->ddc_bus = radeon_i2c_create(dev, i2c_bus, "LVDS"); | |
1225 | if (!radeon_connector->ddc_bus) | |
1226 | goto failed; | |
1227 | } | |
445282db DA |
1228 | drm_connector_attach_property(&radeon_connector->base, |
1229 | dev->mode_config.scaling_mode_property, | |
1230 | DRM_MODE_SCALE_FULLSCREEN); | |
771fe6b9 JG |
1231 | subpixel_order = SubPixelHorizontalRGB; |
1232 | break; | |
1233 | } | |
1234 | ||
1235 | connector->display_info.subpixel_order = subpixel_order; | |
1236 | drm_sysfs_connector_add(connector); | |
1237 | return; | |
1238 | ||
1239 | failed: | |
1240 | if (radeon_connector->ddc_bus) | |
1241 | radeon_i2c_destroy(radeon_connector->ddc_bus); | |
1242 | drm_connector_cleanup(connector); | |
1243 | kfree(connector); | |
1244 | } | |
1245 | ||
1246 | void | |
1247 | radeon_add_legacy_connector(struct drm_device *dev, | |
1248 | uint32_t connector_id, | |
1249 | uint32_t supported_device, | |
1250 | int connector_type, | |
b75fad06 | 1251 | struct radeon_i2c_bus_rec *i2c_bus, |
eed45b30 AD |
1252 | uint16_t connector_object_id, |
1253 | struct radeon_hpd *hpd) | |
771fe6b9 | 1254 | { |
445282db | 1255 | struct radeon_device *rdev = dev->dev_private; |
771fe6b9 JG |
1256 | struct drm_connector *connector; |
1257 | struct radeon_connector *radeon_connector; | |
1258 | uint32_t subpixel_order = SubPixelNone; | |
d50ba256 | 1259 | int ret; |
771fe6b9 JG |
1260 | |
1261 | /* fixme - tv/cv/din */ | |
4ce001ab | 1262 | if (connector_type == DRM_MODE_CONNECTOR_Unknown) |
771fe6b9 JG |
1263 | return; |
1264 | ||
1265 | /* see if we already added it */ | |
1266 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
1267 | radeon_connector = to_radeon_connector(connector); | |
1268 | if (radeon_connector->connector_id == connector_id) { | |
1269 | radeon_connector->devices |= supported_device; | |
1270 | return; | |
1271 | } | |
1272 | } | |
1273 | ||
1274 | radeon_connector = kzalloc(sizeof(struct radeon_connector), GFP_KERNEL); | |
1275 | if (!radeon_connector) | |
1276 | return; | |
1277 | ||
1278 | connector = &radeon_connector->base; | |
1279 | ||
1280 | radeon_connector->connector_id = connector_id; | |
1281 | radeon_connector->devices = supported_device; | |
b75fad06 | 1282 | radeon_connector->connector_object_id = connector_object_id; |
eed45b30 | 1283 | radeon_connector->hpd = *hpd; |
771fe6b9 JG |
1284 | switch (connector_type) { |
1285 | case DRM_MODE_CONNECTOR_VGA: | |
1286 | drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type); | |
74bf2ad5 DA |
1287 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs); |
1288 | if (ret) | |
1289 | goto failed; | |
771fe6b9 JG |
1290 | if (i2c_bus->valid) { |
1291 | radeon_connector->ddc_bus = radeon_i2c_create(dev, i2c_bus, "VGA"); | |
1292 | if (!radeon_connector->ddc_bus) | |
1293 | goto failed; | |
1294 | } | |
35e4b7af | 1295 | radeon_connector->dac_load_detect = true; |
445282db DA |
1296 | drm_connector_attach_property(&radeon_connector->base, |
1297 | rdev->mode_info.load_detect_property, | |
1298 | 1); | |
771fe6b9 JG |
1299 | break; |
1300 | case DRM_MODE_CONNECTOR_DVIA: | |
1301 | drm_connector_init(dev, &radeon_connector->base, &radeon_vga_connector_funcs, connector_type); | |
74bf2ad5 DA |
1302 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_vga_connector_helper_funcs); |
1303 | if (ret) | |
1304 | goto failed; | |
771fe6b9 JG |
1305 | if (i2c_bus->valid) { |
1306 | radeon_connector->ddc_bus = radeon_i2c_create(dev, i2c_bus, "DVI"); | |
1307 | if (!radeon_connector->ddc_bus) | |
1308 | goto failed; | |
1309 | } | |
35e4b7af | 1310 | radeon_connector->dac_load_detect = true; |
445282db DA |
1311 | drm_connector_attach_property(&radeon_connector->base, |
1312 | rdev->mode_info.load_detect_property, | |
1313 | 1); | |
771fe6b9 JG |
1314 | break; |
1315 | case DRM_MODE_CONNECTOR_DVII: | |
1316 | case DRM_MODE_CONNECTOR_DVID: | |
1317 | drm_connector_init(dev, &radeon_connector->base, &radeon_dvi_connector_funcs, connector_type); | |
74bf2ad5 DA |
1318 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_dvi_connector_helper_funcs); |
1319 | if (ret) | |
1320 | goto failed; | |
771fe6b9 JG |
1321 | if (i2c_bus->valid) { |
1322 | radeon_connector->ddc_bus = radeon_i2c_create(dev, i2c_bus, "DVI"); | |
1323 | if (!radeon_connector->ddc_bus) | |
1324 | goto failed; | |
35e4b7af | 1325 | radeon_connector->dac_load_detect = true; |
445282db DA |
1326 | drm_connector_attach_property(&radeon_connector->base, |
1327 | rdev->mode_info.load_detect_property, | |
1328 | 1); | |
771fe6b9 JG |
1329 | } |
1330 | subpixel_order = SubPixelHorizontalRGB; | |
1331 | break; | |
1332 | case DRM_MODE_CONNECTOR_SVIDEO: | |
1333 | case DRM_MODE_CONNECTOR_Composite: | |
1334 | case DRM_MODE_CONNECTOR_9PinDIN: | |
4ce001ab DA |
1335 | if (radeon_tv == 1) { |
1336 | drm_connector_init(dev, &radeon_connector->base, &radeon_tv_connector_funcs, connector_type); | |
74bf2ad5 DA |
1337 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_tv_connector_helper_funcs); |
1338 | if (ret) | |
1339 | goto failed; | |
35e4b7af | 1340 | radeon_connector->dac_load_detect = true; |
0beb81ab JG |
1341 | /* RS400,RC410,RS480 chipset seems to report a lot |
1342 | * of false positive on load detect, we haven't yet | |
1343 | * found a way to make load detect reliable on those | |
1344 | * chipset, thus just disable it for TV. | |
1345 | */ | |
1346 | if (rdev->family == CHIP_RS400 || rdev->family == CHIP_RS480) | |
1347 | radeon_connector->dac_load_detect = false; | |
445282db DA |
1348 | drm_connector_attach_property(&radeon_connector->base, |
1349 | rdev->mode_info.load_detect_property, | |
624ab4f8 | 1350 | radeon_connector->dac_load_detect); |
ed160143 AD |
1351 | drm_connector_attach_property(&radeon_connector->base, |
1352 | rdev->mode_info.tv_std_property, | |
d79766fa | 1353 | radeon_combios_get_tv_info(rdev)); |
4ce001ab | 1354 | } |
771fe6b9 JG |
1355 | break; |
1356 | case DRM_MODE_CONNECTOR_LVDS: | |
1357 | drm_connector_init(dev, &radeon_connector->base, &radeon_lvds_connector_funcs, connector_type); | |
74bf2ad5 DA |
1358 | ret = drm_connector_helper_add(&radeon_connector->base, &radeon_lvds_connector_helper_funcs); |
1359 | if (ret) | |
1360 | goto failed; | |
771fe6b9 JG |
1361 | if (i2c_bus->valid) { |
1362 | radeon_connector->ddc_bus = radeon_i2c_create(dev, i2c_bus, "LVDS"); | |
1363 | if (!radeon_connector->ddc_bus) | |
1364 | goto failed; | |
1365 | } | |
445282db DA |
1366 | drm_connector_attach_property(&radeon_connector->base, |
1367 | dev->mode_config.scaling_mode_property, | |
1368 | DRM_MODE_SCALE_FULLSCREEN); | |
771fe6b9 JG |
1369 | subpixel_order = SubPixelHorizontalRGB; |
1370 | break; | |
1371 | } | |
1372 | ||
1373 | connector->display_info.subpixel_order = subpixel_order; | |
1374 | drm_sysfs_connector_add(connector); | |
1375 | return; | |
1376 | ||
1377 | failed: | |
1378 | if (radeon_connector->ddc_bus) | |
1379 | radeon_i2c_destroy(radeon_connector->ddc_bus); | |
1380 | drm_connector_cleanup(connector); | |
1381 | kfree(connector); | |
1382 | } |