]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/gpu/drm/radeon/r600.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon/kms: Fix R600/RV770 startup path & reset
[net-next-2.6.git] / drivers / gpu / drm / radeon / r600.c
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
3ce0a23d
JG		 28#include <linux/seq_file.h>
29#include <linux/firmware.h>
30#include <linux/platform_device.h>
771fe6b9 31#include "drmP.h"
3ce0a23d 32#include "radeon_drm.h"
771fe6b9 33#include "radeon.h"
3ce0a23d 34#include "radeon_mode.h"
3ce0a23d 35#include "r600d.h"
3ce0a23d 36#include "atom.h"
d39c3b89 37#include "avivod.h"
771fe6b9 38
3ce0a23d
JG		 39#define PFP_UCODE_SIZE 576
40#define PM4_UCODE_SIZE 1792
41#define R700_PFP_UCODE_SIZE 848
42#define R700_PM4_UCODE_SIZE 1360
43
44/* Firmware Names */
45MODULE_FIRMWARE("radeon/R600_pfp.bin");
46MODULE_FIRMWARE("radeon/R600_me.bin");
47MODULE_FIRMWARE("radeon/RV610_pfp.bin");
48MODULE_FIRMWARE("radeon/RV610_me.bin");
49MODULE_FIRMWARE("radeon/RV630_pfp.bin");
50MODULE_FIRMWARE("radeon/RV630_me.bin");
51MODULE_FIRMWARE("radeon/RV620_pfp.bin");
52MODULE_FIRMWARE("radeon/RV620_me.bin");
53MODULE_FIRMWARE("radeon/RV635_pfp.bin");
54MODULE_FIRMWARE("radeon/RV635_me.bin");
55MODULE_FIRMWARE("radeon/RV670_pfp.bin");
56MODULE_FIRMWARE("radeon/RV670_me.bin");
57MODULE_FIRMWARE("radeon/RS780_pfp.bin");
58MODULE_FIRMWARE("radeon/RS780_me.bin");
59MODULE_FIRMWARE("radeon/RV770_pfp.bin");
60MODULE_FIRMWARE("radeon/RV770_me.bin");
61MODULE_FIRMWARE("radeon/RV730_pfp.bin");
62MODULE_FIRMWARE("radeon/RV730_me.bin");
63MODULE_FIRMWARE("radeon/RV710_pfp.bin");
64MODULE_FIRMWARE("radeon/RV710_me.bin");
65
66int r600_debugfs_mc_info_init(struct radeon_device *rdev);
771fe6b9
JG		 67
68/* This files gather functions specifics to:
69 * r600,rv610,rv630,rv620,rv635,rv670
70 *
71 * Some of these functions might be used by newer ASICs.
72 */
73int r600_mc_wait_for_idle(struct radeon_device *rdev);
74void r600_gpu_init(struct radeon_device *rdev);
3ce0a23d 75void r600_fini(struct radeon_device *rdev);
771fe6b9
JG		 76
77
78/*
3ce0a23d 79 * R600 PCIE GART
771fe6b9 80 */
3ce0a23d 81int r600_gart_clear_page(struct radeon_device *rdev, int i)
771fe6b9 82{
3ce0a23d
JG		 83 void __iomem *ptr = (void *)rdev->gart.table.vram.ptr;
84 u64 pte;
771fe6b9 85
3ce0a23d
JG		 86 if (i < 0 || i > rdev->gart.num_gpu_pages)
87 return -EINVAL;
88 pte = 0;
89 writeq(pte, ((void __iomem *)ptr) + (i * 8));
90 return 0;
91}
771fe6b9 92
3ce0a23d
JG		 93void r600_pcie_gart_tlb_flush(struct radeon_device *rdev)
94{
95 unsigned i;
96 u32 tmp;
97
98 WREG32(VM_CONTEXT0_INVALIDATION_LOW_ADDR, rdev->mc.gtt_start >> 12);
99 WREG32(VM_CONTEXT0_INVALIDATION_HIGH_ADDR, (rdev->mc.gtt_end - 1) >> 12);
100 WREG32(VM_CONTEXT0_REQUEST_RESPONSE, REQUEST_TYPE(1));
101 for (i = 0; i < rdev->usec_timeout; i++) {
102 /* read MC_STATUS */
103 tmp = RREG32(VM_CONTEXT0_REQUEST_RESPONSE);
104 tmp = (tmp & RESPONSE_TYPE_MASK) >> RESPONSE_TYPE_SHIFT;
105 if (tmp == 2) {
106 printk(KERN_WARNING "[drm] r600 flush TLB failed\n");
107 return;
108 }
109 if (tmp) {
110 return;
111 }
112 udelay(1);
113 }
114}
115
4aac0473 116int r600_pcie_gart_init(struct radeon_device *rdev)
3ce0a23d 117{
4aac0473 118 int r;
3ce0a23d 119
4aac0473
JG		 120 if (rdev->gart.table.vram.robj) {
121 WARN(1, "R600 PCIE GART already initialized.\n");
122 return 0;
123 }
3ce0a23d
JG		 124 /* Initialize common gart structure */
125 r = radeon_gart_init(rdev);
4aac0473 126 if (r)
3ce0a23d 127 return r;
3ce0a23d 128 rdev->gart.table_size = rdev->gart.num_gpu_pages * 8;
4aac0473
JG		 129 return radeon_gart_table_vram_alloc(rdev);
130}
131
132int r600_pcie_gart_enable(struct radeon_device *rdev)
133{
134 u32 tmp;
135 int r, i;
136
137 if (rdev->gart.table.vram.robj == NULL) {
138 dev_err(rdev->dev, "No VRAM object for PCIE GART.\n");
139 return -EINVAL;
771fe6b9 140 }
4aac0473
JG		 141 r = radeon_gart_table_vram_pin(rdev);
142 if (r)
143 return r;
bc1a631e 144
3ce0a23d
JG		 145 /* Setup L2 cache */
146 WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING |
147 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
148 EFFECTIVE_L2_QUEUE_SIZE(7));
149 WREG32(VM_L2_CNTL2, 0);
150 WREG32(VM_L2_CNTL3, BANK_SELECT_0(0) | BANK_SELECT_1(1));
151 /* Setup TLB control */
152 tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
153 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
154 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) |
155 ENABLE_WAIT_L2_QUERY;
156 WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL, tmp);
157 WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL, tmp);
158 WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL, tmp | ENABLE_L1_STRICT_ORDERING);
159 WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL, tmp);
160 WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL, tmp);
161 WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL, tmp);
162 WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL, tmp);
163 WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL, tmp);
164 WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL, tmp);
165 WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL, tmp);
166 WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL, tmp);
167 WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL, tmp);
168 WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);
169 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);
170 WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev->mc.gtt_start >> 12);
171 WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, (rdev->mc.gtt_end - 1) >> 12);
172 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12);
173 WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) |
174 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT);
175 WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,
176 (u32)(rdev->dummy_page.addr >> 12));
177 for (i = 1; i < 7; i++)
178 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);
771fe6b9 179
3ce0a23d
JG		 180 r600_pcie_gart_tlb_flush(rdev);
181 rdev->gart.ready = true;
771fe6b9
JG		 182 return 0;
183}
184
3ce0a23d 185void r600_pcie_gart_disable(struct radeon_device *rdev)
771fe6b9 186{
3ce0a23d
JG		 187 u32 tmp;
188 int i;
771fe6b9 189
3ce0a23d
JG		 190 /* Disable all tables */
191 for (i = 0; i < 7; i++)
192 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);
771fe6b9 193
3ce0a23d
JG		 194 /* Disable L2 cache */
195 WREG32(VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING |
196 EFFECTIVE_L2_QUEUE_SIZE(7));
197 WREG32(VM_L2_CNTL3, BANK_SELECT_0(0) | BANK_SELECT_1(1));
198 /* Setup L1 TLB control */
199 tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) |
200 ENABLE_WAIT_L2_QUERY;
201 WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL, tmp);
202 WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL, tmp);
203 WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL, tmp);
204 WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL, tmp);
205 WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL, tmp);
206 WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL, tmp);
207 WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL, tmp);
208 WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL, tmp);
209 WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp);
210 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp);
211 WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL, tmp);
212 WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL, tmp);
213 WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL, tmp);
214 WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL, tmp);
4aac0473
JG		 215 if (rdev->gart.table.vram.robj) {
216 radeon_object_kunmap(rdev->gart.table.vram.robj);
217 radeon_object_unpin(rdev->gart.table.vram.robj);
218 }
219}
220
221void r600_pcie_gart_fini(struct radeon_device *rdev)
222{
223 r600_pcie_gart_disable(rdev);
224 radeon_gart_table_vram_free(rdev);
225 radeon_gart_fini(rdev);
771fe6b9
JG		 226}
227
228int r600_mc_wait_for_idle(struct radeon_device *rdev)
229{
3ce0a23d
JG		 230 unsigned i;
231 u32 tmp;
232
233 for (i = 0; i < rdev->usec_timeout; i++) {
234 /* read MC_STATUS */
235 tmp = RREG32(R_000E50_SRBM_STATUS) & 0x3F00;
236 if (!tmp)
237 return 0;
238 udelay(1);
239 }
240 return -1;
771fe6b9
JG		 241}
242
a3c1945a 243static void r600_mc_program(struct radeon_device *rdev)
771fe6b9 244{
a3c1945a 245 struct rv515_mc_save save;
3ce0a23d
JG		 246 u32 tmp;
247 int i, j;
771fe6b9 248
3ce0a23d
JG		 249 /* Initialize HDP */
250 for (i = 0, j = 0; i < 32; i++, j += 0x18) {
251 WREG32((0x2c14 + j), 0x00000000);
252 WREG32((0x2c18 + j), 0x00000000);
253 WREG32((0x2c1c + j), 0x00000000);
254 WREG32((0x2c20 + j), 0x00000000);
255 WREG32((0x2c24 + j), 0x00000000);
256 }
257 WREG32(HDP_REG_COHERENCY_FLUSH_CNTL, 0);
771fe6b9 258
a3c1945a 259 rv515_mc_stop(rdev, &save);
3ce0a23d 260 if (r600_mc_wait_for_idle(rdev)) {
a3c1945a 261 dev_warn(rdev->dev, "Wait for MC idle timedout !\n");
3ce0a23d 262 }
a3c1945a 263 /* Lockout access through VGA aperture (doesn't exist before R600) */
3ce0a23d 264 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);
3ce0a23d
JG		 265 /* Update configuration */
266 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, rdev->mc.vram_start >> 12);
267 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR, (rdev->mc.vram_end - 1) >> 12);
268 WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR, 0);
269 tmp = (((rdev->mc.vram_end - 1) >> 24) & 0xFFFF) << 16;
270 tmp |= ((rdev->mc.vram_start >> 24) & 0xFFFF);
271 WREG32(MC_VM_FB_LOCATION, tmp);
272 WREG32(HDP_NONSURFACE_BASE, (rdev->mc.vram_start >> 8));
273 WREG32(HDP_NONSURFACE_INFO, (2 << 7));
274 WREG32(HDP_NONSURFACE_SIZE, (rdev->mc.mc_vram_size - 1) | 0x3FF);
275 if (rdev->flags & RADEON_IS_AGP) {
276 WREG32(MC_VM_AGP_TOP, (rdev->mc.gtt_end - 1) >> 16);
277 WREG32(MC_VM_AGP_BOT, rdev->mc.gtt_start >> 16);
278 WREG32(MC_VM_AGP_BASE, rdev->mc.agp_base >> 22);
279 } else {
280 WREG32(MC_VM_AGP_BASE, 0);
281 WREG32(MC_VM_AGP_TOP, 0x0FFFFFFF);
282 WREG32(MC_VM_AGP_BOT, 0x0FFFFFFF);
283 }
3ce0a23d 284 if (r600_mc_wait_for_idle(rdev)) {
a3c1945a 285 dev_warn(rdev->dev, "Wait for MC idle timedout !\n");
3ce0a23d 286 }
a3c1945a 287 rv515_mc_resume(rdev, &save);
698443d9
DA		 288 /* we need to own VRAM, so turn off the VGA renderer here
289 * to stop it overwriting our objects */
d39c3b89 290 rv515_vga_render_disable(rdev);
3ce0a23d
JG		 291}
292
293int r600_mc_init(struct radeon_device *rdev)
771fe6b9 294{
3ce0a23d
JG		 295 fixed20_12 a;
296 u32 tmp;
771fe6b9 297 int chansize;
3ce0a23d 298 int r;
771fe6b9 299
3ce0a23d 300 /* Get VRAM informations */
771fe6b9
JG		 301 rdev->mc.vram_width = 128;
302 rdev->mc.vram_is_ddr = true;
3ce0a23d
JG		 303 tmp = RREG32(RAMCFG);
304 if (tmp & CHANSIZE_OVERRIDE) {
771fe6b9 305 chansize = 16;
3ce0a23d 306 } else if (tmp & CHANSIZE_MASK) {
771fe6b9
JG		 307 chansize = 64;
308 } else {
309 chansize = 32;
310 }
311 if (rdev->family == CHIP_R600) {
312 rdev->mc.vram_width = 8 * chansize;
313 } else if (rdev->family == CHIP_RV670) {
314 rdev->mc.vram_width = 4 * chansize;
315 } else if ((rdev->family == CHIP_RV610) ||
316 (rdev->family == CHIP_RV620)) {
317 rdev->mc.vram_width = chansize;
318 } else if ((rdev->family == CHIP_RV630) ||
319 (rdev->family == CHIP_RV635)) {
320 rdev->mc.vram_width = 2 * chansize;
321 }
3ce0a23d
JG		 322 /* Could aper size report 0 ? */
323 rdev->mc.aper_base = drm_get_resource_start(rdev->ddev, 0);
324 rdev->mc.aper_size = drm_get_resource_len(rdev->ddev, 0);
325 /* Setup GPU memory space */
326 rdev->mc.mc_vram_size = RREG32(CONFIG_MEMSIZE);
327 rdev->mc.real_vram_size = RREG32(CONFIG_MEMSIZE);
974b16e3
AD		 328
329 if (rdev->mc.mc_vram_size > rdev->mc.aper_size)
330 rdev->mc.mc_vram_size = rdev->mc.aper_size;
331
332 if (rdev->mc.real_vram_size > rdev->mc.aper_size)
333 rdev->mc.real_vram_size = rdev->mc.aper_size;
334
3ce0a23d
JG		 335 if (rdev->flags & RADEON_IS_AGP) {
336 r = radeon_agp_init(rdev);
337 if (r)
338 return r;
339 /* gtt_size is setup by radeon_agp_init */
340 rdev->mc.gtt_location = rdev->mc.agp_base;
341 tmp = 0xFFFFFFFFUL - rdev->mc.agp_base - rdev->mc.gtt_size;
342 /* Try to put vram before or after AGP because we
343 * we want SYSTEM_APERTURE to cover both VRAM and
344 * AGP so that GPU can catch out of VRAM/AGP access
345 */
346 if (rdev->mc.gtt_location > rdev->mc.mc_vram_size) {
347 /* Enought place before */
348 rdev->mc.vram_location = rdev->mc.gtt_location -
349 rdev->mc.mc_vram_size;
350 } else if (tmp > rdev->mc.mc_vram_size) {
351 /* Enought place after */
352 rdev->mc.vram_location = rdev->mc.gtt_location +
353 rdev->mc.gtt_size;
354 } else {
355 /* Try to setup VRAM then AGP might not
356 * not work on some card
357 */
358 rdev->mc.vram_location = 0x00000000UL;
359 rdev->mc.gtt_location = rdev->mc.mc_vram_size;
360 }
361 } else {
362 if (rdev->family == CHIP_RS780 || rdev->family == CHIP_RS880) {
363 rdev->mc.vram_location = (RREG32(MC_VM_FB_LOCATION) &
364 0xFFFF) << 24;
365 rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024;
366 tmp = rdev->mc.vram_location + rdev->mc.mc_vram_size;
367 if ((0xFFFFFFFFUL - tmp) >= rdev->mc.gtt_size) {
368 /* Enough place after vram */
369 rdev->mc.gtt_location = tmp;
370 } else if (rdev->mc.vram_location >= rdev->mc.gtt_size) {
371 /* Enough place before vram */
372 rdev->mc.gtt_location = 0;
373 } else {
374 /* Not enough place after or before shrink
375 * gart size
376 */
377 if (rdev->mc.vram_location > (0xFFFFFFFFUL - tmp)) {
378 rdev->mc.gtt_location = 0;
379 rdev->mc.gtt_size = rdev->mc.vram_location;
380 } else {
381 rdev->mc.gtt_location = tmp;
382 rdev->mc.gtt_size = 0xFFFFFFFFUL - tmp;
383 }
384 }
385 rdev->mc.gtt_location = rdev->mc.mc_vram_size;
386 } else {
387 rdev->mc.vram_location = 0x00000000UL;
388 rdev->mc.gtt_location = rdev->mc.mc_vram_size;
389 rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024;
390 }
391 }
392 rdev->mc.vram_start = rdev->mc.vram_location;
393 rdev->mc.vram_end = rdev->mc.vram_location + rdev->mc.mc_vram_size;
394 rdev->mc.gtt_start = rdev->mc.gtt_location;
395 rdev->mc.gtt_end = rdev->mc.gtt_location + rdev->mc.gtt_size;
396 /* FIXME: we should enforce default clock in case GPU is not in
397 * default setup
398 */
399 a.full = rfixed_const(100);
400 rdev->pm.sclk.full = rfixed_const(rdev->clock.default_sclk);
401 rdev->pm.sclk.full = rfixed_div(rdev->pm.sclk, a);
402 return 0;
771fe6b9
JG		 403}
404
3ce0a23d
JG		 405/* We doesn't check that the GPU really needs a reset we simply do the
406 * reset, it's up to the caller to determine if the GPU needs one. We
407 * might add an helper function to check that.
408 */
409int r600_gpu_soft_reset(struct radeon_device *rdev)
771fe6b9 410{
a3c1945a 411 struct rv515_mc_save save;
3ce0a23d
JG		 412 u32 grbm_busy_mask = S_008010_VC_BUSY(1) | S_008010_VGT_BUSY_NO_DMA(1) |
413 S_008010_VGT_BUSY(1) | S_008010_TA03_BUSY(1) |
414 S_008010_TC_BUSY(1) | S_008010_SX_BUSY(1) |
415 S_008010_SH_BUSY(1) | S_008010_SPI03_BUSY(1) |
416 S_008010_SMX_BUSY(1) | S_008010_SC_BUSY(1) |
417 S_008010_PA_BUSY(1) | S_008010_DB03_BUSY(1) |
418 S_008010_CR_BUSY(1) | S_008010_CB03_BUSY(1) |
419 S_008010_GUI_ACTIVE(1);
420 u32 grbm2_busy_mask = S_008014_SPI0_BUSY(1) | S_008014_SPI1_BUSY(1) |
421 S_008014_SPI2_BUSY(1) | S_008014_SPI3_BUSY(1) |
422 S_008014_TA0_BUSY(1) | S_008014_TA1_BUSY(1) |
423 S_008014_TA2_BUSY(1) | S_008014_TA3_BUSY(1) |
424 S_008014_DB0_BUSY(1) | S_008014_DB1_BUSY(1) |
425 S_008014_DB2_BUSY(1) | S_008014_DB3_BUSY(1) |
426 S_008014_CB0_BUSY(1) | S_008014_CB1_BUSY(1) |
427 S_008014_CB2_BUSY(1) | S_008014_CB3_BUSY(1);
428 u32 srbm_reset = 0;
a3c1945a 429 u32 tmp;
771fe6b9 430
a3c1945a
JG		 431 dev_info(rdev->dev, "GPU softreset (R_008010_GRBM_STATUS=0x%08X "
432 "R_008014_GRBM_STATUS2=0x%08X)\n", RREG32(R_008010_GRBM_STATUS),
433 RREG32(R_008014_GRBM_STATUS2));
434 rv515_mc_stop(rdev, &save);
435 if (r600_mc_wait_for_idle(rdev)) {
436 dev_warn(rdev->dev, "Wait for MC idle timedout !\n");
437 }
3ce0a23d
JG		 438 /* Disable CP parsing/prefetching */
439 WREG32(R_0086D8_CP_ME_CNTL, S_0086D8_CP_ME_HALT(0xff));
440 /* Check if any of the rendering block is busy and reset it */
441 if ((RREG32(R_008010_GRBM_STATUS) & grbm_busy_mask) ||
442 (RREG32(R_008014_GRBM_STATUS2) & grbm2_busy_mask)) {
a3c1945a 443 tmp = S_008020_SOFT_RESET_CR(1) |
3ce0a23d
JG		 444 S_008020_SOFT_RESET_DB(1) |
445 S_008020_SOFT_RESET_CB(1) |
446 S_008020_SOFT_RESET_PA(1) |
447 S_008020_SOFT_RESET_SC(1) |
448 S_008020_SOFT_RESET_SMX(1) |
449 S_008020_SOFT_RESET_SPI(1) |
450 S_008020_SOFT_RESET_SX(1) |
451 S_008020_SOFT_RESET_SH(1) |
452 S_008020_SOFT_RESET_TC(1) |
453 S_008020_SOFT_RESET_TA(1) |
454 S_008020_SOFT_RESET_VC(1) |
a3c1945a
JG		 455 S_008020_SOFT_RESET_VGT(1);
456 dev_info(rdev->dev, "R_008020_GRBM_SOFT_RESET=0x%08X\n", tmp);
457 WREG32(R_008020_GRBM_SOFT_RESET, tmp);
3ce0a23d
JG		 458 (void)RREG32(R_008020_GRBM_SOFT_RESET);
459 udelay(50);
460 WREG32(R_008020_GRBM_SOFT_RESET, 0);
461 (void)RREG32(R_008020_GRBM_SOFT_RESET);
462 }
463 /* Reset CP (we always reset CP) */
a3c1945a
JG		 464 tmp = S_008020_SOFT_RESET_CP(1);
465 dev_info(rdev->dev, "R_008020_GRBM_SOFT_RESET=0x%08X\n", tmp);
466 WREG32(R_008020_GRBM_SOFT_RESET, tmp);
3ce0a23d
JG		 467 (void)RREG32(R_008020_GRBM_SOFT_RESET);
468 udelay(50);
469 WREG32(R_008020_GRBM_SOFT_RESET, 0);
470 (void)RREG32(R_008020_GRBM_SOFT_RESET);
471 /* Reset others GPU block if necessary */
472 if (G_000E50_RLC_BUSY(RREG32(R_000E50_SRBM_STATUS)))
473 srbm_reset |= S_000E60_SOFT_RESET_RLC(1);
474 if (G_000E50_GRBM_RQ_PENDING(RREG32(R_000E50_SRBM_STATUS)))
475 srbm_reset |= S_000E60_SOFT_RESET_GRBM(1);
476 if (G_000E50_HI_RQ_PENDING(RREG32(R_000E50_SRBM_STATUS)))
477 srbm_reset |= S_000E60_SOFT_RESET_IH(1);
478 if (G_000E50_VMC_BUSY(RREG32(R_000E50_SRBM_STATUS)))
479 srbm_reset |= S_000E60_SOFT_RESET_VMC(1);
480 if (G_000E50_MCB_BUSY(RREG32(R_000E50_SRBM_STATUS)))
481 srbm_reset |= S_000E60_SOFT_RESET_MC(1);
482 if (G_000E50_MCDZ_BUSY(RREG32(R_000E50_SRBM_STATUS)))
483 srbm_reset |= S_000E60_SOFT_RESET_MC(1);
484 if (G_000E50_MCDY_BUSY(RREG32(R_000E50_SRBM_STATUS)))
485 srbm_reset |= S_000E60_SOFT_RESET_MC(1);
486 if (G_000E50_MCDX_BUSY(RREG32(R_000E50_SRBM_STATUS)))
487 srbm_reset |= S_000E60_SOFT_RESET_MC(1);
488 if (G_000E50_MCDW_BUSY(RREG32(R_000E50_SRBM_STATUS)))
489 srbm_reset |= S_000E60_SOFT_RESET_MC(1);
490 if (G_000E50_RLC_BUSY(RREG32(R_000E50_SRBM_STATUS)))
491 srbm_reset |= S_000E60_SOFT_RESET_RLC(1);
492 if (G_000E50_SEM_BUSY(RREG32(R_000E50_SRBM_STATUS)))
493 srbm_reset |= S_000E60_SOFT_RESET_SEM(1);
a3c1945a 494 dev_info(rdev->dev, "R_000E60_SRBM_SOFT_RESET=0x%08X\n", srbm_reset);
3ce0a23d
JG		 495 WREG32(R_000E60_SRBM_SOFT_RESET, srbm_reset);
496 (void)RREG32(R_000E60_SRBM_SOFT_RESET);
497 udelay(50);
498 WREG32(R_000E60_SRBM_SOFT_RESET, 0);
499 (void)RREG32(R_000E60_SRBM_SOFT_RESET);
500 /* Wait a little for things to settle down */
501 udelay(50);
a3c1945a
JG		 502 /* After reset we need to reinit the asic as GPU often endup in an
503 * incoherent state.
504 */
505 atom_asic_init(rdev->mode_info.atom_context);
506 rv515_mc_resume(rdev, &save);
3ce0a23d
JG		 507 return 0;
508}
509
510int r600_gpu_reset(struct radeon_device *rdev)
511{
512 return r600_gpu_soft_reset(rdev);
513}
514
515static u32 r600_get_tile_pipe_to_backend_map(u32 num_tile_pipes,
516 u32 num_backends,
517 u32 backend_disable_mask)
518{
519 u32 backend_map = 0;
520 u32 enabled_backends_mask;
521 u32 enabled_backends_count;
522 u32 cur_pipe;
523 u32 swizzle_pipe[R6XX_MAX_PIPES];
524 u32 cur_backend;
525 u32 i;
526
527 if (num_tile_pipes > R6XX_MAX_PIPES)
528 num_tile_pipes = R6XX_MAX_PIPES;
529 if (num_tile_pipes < 1)
530 num_tile_pipes = 1;
531 if (num_backends > R6XX_MAX_BACKENDS)
532 num_backends = R6XX_MAX_BACKENDS;
533 if (num_backends < 1)
534 num_backends = 1;
535
536 enabled_backends_mask = 0;
537 enabled_backends_count = 0;
538 for (i = 0; i < R6XX_MAX_BACKENDS; ++i) {
539 if (((backend_disable_mask >> i) & 1) == 0) {
540 enabled_backends_mask |= (1 << i);
541 ++enabled_backends_count;
542 }
543 if (enabled_backends_count == num_backends)
544 break;
545 }
546
547 if (enabled_backends_count == 0) {
548 enabled_backends_mask = 1;
549 enabled_backends_count = 1;
550 }
551
552 if (enabled_backends_count != num_backends)
553 num_backends = enabled_backends_count;
554
555 memset((uint8_t *)&swizzle_pipe[0], 0, sizeof(u32) * R6XX_MAX_PIPES);
556 switch (num_tile_pipes) {
557 case 1:
558 swizzle_pipe[0] = 0;
559 break;
560 case 2:
561 swizzle_pipe[0] = 0;
562 swizzle_pipe[1] = 1;
563 break;
564 case 3:
565 swizzle_pipe[0] = 0;
566 swizzle_pipe[1] = 1;
567 swizzle_pipe[2] = 2;
568 break;
569 case 4:
570 swizzle_pipe[0] = 0;
571 swizzle_pipe[1] = 1;
572 swizzle_pipe[2] = 2;
573 swizzle_pipe[3] = 3;
574 break;
575 case 5:
576 swizzle_pipe[0] = 0;
577 swizzle_pipe[1] = 1;
578 swizzle_pipe[2] = 2;
579 swizzle_pipe[3] = 3;
580 swizzle_pipe[4] = 4;
581 break;
582 case 6:
583 swizzle_pipe[0] = 0;
584 swizzle_pipe[1] = 2;
585 swizzle_pipe[2] = 4;
586 swizzle_pipe[3] = 5;
587 swizzle_pipe[4] = 1;
588 swizzle_pipe[5] = 3;
589 break;
590 case 7:
591 swizzle_pipe[0] = 0;
592 swizzle_pipe[1] = 2;
593 swizzle_pipe[2] = 4;
594 swizzle_pipe[3] = 6;
595 swizzle_pipe[4] = 1;
596 swizzle_pipe[5] = 3;
597 swizzle_pipe[6] = 5;
598 break;
599 case 8:
600 swizzle_pipe[0] = 0;
601 swizzle_pipe[1] = 2;
602 swizzle_pipe[2] = 4;
603 swizzle_pipe[3] = 6;
604 swizzle_pipe[4] = 1;
605 swizzle_pipe[5] = 3;
606 swizzle_pipe[6] = 5;
607 swizzle_pipe[7] = 7;
608 break;
609 }
610
611 cur_backend = 0;
612 for (cur_pipe = 0; cur_pipe < num_tile_pipes; ++cur_pipe) {
613 while (((1 << cur_backend) & enabled_backends_mask) == 0)
614 cur_backend = (cur_backend + 1) % R6XX_MAX_BACKENDS;
615
616 backend_map |= (u32)(((cur_backend & 3) << (swizzle_pipe[cur_pipe] * 2)));
617
618 cur_backend = (cur_backend + 1) % R6XX_MAX_BACKENDS;
619 }
620
621 return backend_map;
622}
623
624int r600_count_pipe_bits(uint32_t val)
625{
626 int i, ret = 0;
627
628 for (i = 0; i < 32; i++) {
629 ret += val & 1;
630 val >>= 1;
631 }
632 return ret;
771fe6b9
JG		 633}
634
3ce0a23d
JG		 635void r600_gpu_init(struct radeon_device *rdev)
636{
637 u32 tiling_config;
638 u32 ramcfg;
639 u32 tmp;
640 int i, j;
641 u32 sq_config;
642 u32 sq_gpr_resource_mgmt_1 = 0;
643 u32 sq_gpr_resource_mgmt_2 = 0;
644 u32 sq_thread_resource_mgmt = 0;
645 u32 sq_stack_resource_mgmt_1 = 0;
646 u32 sq_stack_resource_mgmt_2 = 0;
647
648 /* FIXME: implement */
649 switch (rdev->family) {
650 case CHIP_R600:
651 rdev->config.r600.max_pipes = 4;
652 rdev->config.r600.max_tile_pipes = 8;
653 rdev->config.r600.max_simds = 4;
654 rdev->config.r600.max_backends = 4;
655 rdev->config.r600.max_gprs = 256;
656 rdev->config.r600.max_threads = 192;
657 rdev->config.r600.max_stack_entries = 256;
658 rdev->config.r600.max_hw_contexts = 8;
659 rdev->config.r600.max_gs_threads = 16;
660 rdev->config.r600.sx_max_export_size = 128;
661 rdev->config.r600.sx_max_export_pos_size = 16;
662 rdev->config.r600.sx_max_export_smx_size = 128;
663 rdev->config.r600.sq_num_cf_insts = 2;
664 break;
665 case CHIP_RV630:
666 case CHIP_RV635:
667 rdev->config.r600.max_pipes = 2;
668 rdev->config.r600.max_tile_pipes = 2;
669 rdev->config.r600.max_simds = 3;
670 rdev->config.r600.max_backends = 1;
671 rdev->config.r600.max_gprs = 128;
672 rdev->config.r600.max_threads = 192;
673 rdev->config.r600.max_stack_entries = 128;
674 rdev->config.r600.max_hw_contexts = 8;
675 rdev->config.r600.max_gs_threads = 4;
676 rdev->config.r600.sx_max_export_size = 128;
677 rdev->config.r600.sx_max_export_pos_size = 16;
678 rdev->config.r600.sx_max_export_smx_size = 128;
679 rdev->config.r600.sq_num_cf_insts = 2;
680 break;
681 case CHIP_RV610:
682 case CHIP_RV620:
683 case CHIP_RS780:
684 case CHIP_RS880:
685 rdev->config.r600.max_pipes = 1;
686 rdev->config.r600.max_tile_pipes = 1;
687 rdev->config.r600.max_simds = 2;
688 rdev->config.r600.max_backends = 1;
689 rdev->config.r600.max_gprs = 128;
690 rdev->config.r600.max_threads = 192;
691 rdev->config.r600.max_stack_entries = 128;
692 rdev->config.r600.max_hw_contexts = 4;
693 rdev->config.r600.max_gs_threads = 4;
694 rdev->config.r600.sx_max_export_size = 128;
695 rdev->config.r600.sx_max_export_pos_size = 16;
696 rdev->config.r600.sx_max_export_smx_size = 128;
697 rdev->config.r600.sq_num_cf_insts = 1;
698 break;
699 case CHIP_RV670:
700 rdev->config.r600.max_pipes = 4;
701 rdev->config.r600.max_tile_pipes = 4;
702 rdev->config.r600.max_simds = 4;
703 rdev->config.r600.max_backends = 4;
704 rdev->config.r600.max_gprs = 192;
705 rdev->config.r600.max_threads = 192;
706 rdev->config.r600.max_stack_entries = 256;
707 rdev->config.r600.max_hw_contexts = 8;
708 rdev->config.r600.max_gs_threads = 16;
709 rdev->config.r600.sx_max_export_size = 128;
710 rdev->config.r600.sx_max_export_pos_size = 16;
711 rdev->config.r600.sx_max_export_smx_size = 128;
712 rdev->config.r600.sq_num_cf_insts = 2;
713 break;
714 default:
715 break;
716 }
717
718 /* Initialize HDP */
719 for (i = 0, j = 0; i < 32; i++, j += 0x18) {
720 WREG32((0x2c14 + j), 0x00000000);
721 WREG32((0x2c18 + j), 0x00000000);
722 WREG32((0x2c1c + j), 0x00000000);
723 WREG32((0x2c20 + j), 0x00000000);
724 WREG32((0x2c24 + j), 0x00000000);
725 }
726
727 WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff));
728
729 /* Setup tiling */
730 tiling_config = 0;
731 ramcfg = RREG32(RAMCFG);
732 switch (rdev->config.r600.max_tile_pipes) {
733 case 1:
734 tiling_config |= PIPE_TILING(0);
735 break;
736 case 2:
737 tiling_config |= PIPE_TILING(1);
738 break;
739 case 4:
740 tiling_config |= PIPE_TILING(2);
741 break;
742 case 8:
743 tiling_config |= PIPE_TILING(3);
744 break;
745 default:
746 break;
747 }
748 tiling_config |= BANK_TILING((ramcfg & NOOFBANK_MASK) >> NOOFBANK_SHIFT);
749 tiling_config |= GROUP_SIZE(0);
750 tmp = (ramcfg & NOOFROWS_MASK) >> NOOFROWS_SHIFT;
751 if (tmp > 3) {
752 tiling_config |= ROW_TILING(3);
753 tiling_config |= SAMPLE_SPLIT(3);
754 } else {
755 tiling_config |= ROW_TILING(tmp);
756 tiling_config |= SAMPLE_SPLIT(tmp);
757 }
758 tiling_config |= BANK_SWAPS(1);
759 tmp = r600_get_tile_pipe_to_backend_map(rdev->config.r600.max_tile_pipes,
760 rdev->config.r600.max_backends,
761 (0xff << rdev->config.r600.max_backends) & 0xff);
762 tiling_config |= BACKEND_MAP(tmp);
763 WREG32(GB_TILING_CONFIG, tiling_config);
764 WREG32(DCP_TILING_CONFIG, tiling_config & 0xffff);
765 WREG32(HDP_TILING_CONFIG, tiling_config & 0xffff);
766
767 tmp = BACKEND_DISABLE((R6XX_MAX_BACKENDS_MASK << rdev->config.r600.max_backends) & R6XX_MAX_BACKENDS_MASK);
768 WREG32(CC_RB_BACKEND_DISABLE, tmp);
769
770 /* Setup pipes */
771 tmp = INACTIVE_QD_PIPES((R6XX_MAX_PIPES_MASK << rdev->config.r600.max_pipes) & R6XX_MAX_PIPES_MASK);
772 tmp |= INACTIVE_SIMDS((R6XX_MAX_SIMDS_MASK << rdev->config.r600.max_simds) & R6XX_MAX_SIMDS_MASK);
773 WREG32(CC_GC_SHADER_PIPE_CONFIG, tmp);
774 WREG32(GC_USER_SHADER_PIPE_CONFIG, tmp);
775
776 tmp = R6XX_MAX_BACKENDS - r600_count_pipe_bits(tmp & INACTIVE_QD_PIPES_MASK);
777 WREG32(VGT_OUT_DEALLOC_CNTL, (tmp * 4) & DEALLOC_DIST_MASK);
778 WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL, ((tmp * 4) - 2) & VTX_REUSE_DEPTH_MASK);
779
780 /* Setup some CP states */
781 WREG32(CP_QUEUE_THRESHOLDS, (ROQ_IB1_START(0x16) | ROQ_IB2_START(0x2b)));
782 WREG32(CP_MEQ_THRESHOLDS, (MEQ_END(0x40) | ROQ_END(0x40)));
783
784 WREG32(TA_CNTL_AUX, (DISABLE_CUBE_ANISO | SYNC_GRADIENT |
785 SYNC_WALKER | SYNC_ALIGNER));
786 /* Setup various GPU states */
787 if (rdev->family == CHIP_RV670)
788 WREG32(ARB_GDEC_RD_CNTL, 0x00000021);
789
790 tmp = RREG32(SX_DEBUG_1);
791 tmp |= SMX_EVENT_RELEASE;
792 if ((rdev->family > CHIP_R600))
793 tmp |= ENABLE_NEW_SMX_ADDRESS;
794 WREG32(SX_DEBUG_1, tmp);
795
796 if (((rdev->family) == CHIP_R600) ||
797 ((rdev->family) == CHIP_RV630) ||
798 ((rdev->family) == CHIP_RV610) ||
799 ((rdev->family) == CHIP_RV620) ||
800 ((rdev->family) == CHIP_RS780)) {
801 WREG32(DB_DEBUG, PREZ_MUST_WAIT_FOR_POSTZ_DONE);
802 } else {
803 WREG32(DB_DEBUG, 0);
804 }
805 WREG32(DB_WATERMARKS, (DEPTH_FREE(4) | DEPTH_CACHELINE_FREE(16) |
806 DEPTH_FLUSH(16) | DEPTH_PENDING_FREE(4)));
807
808 WREG32(PA_SC_MULTI_CHIP_CNTL, 0);
809 WREG32(VGT_NUM_INSTANCES, 0);
810
811 WREG32(SPI_CONFIG_CNTL, GPR_WRITE_PRIORITY(0));
812 WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(0));
813
814 tmp = RREG32(SQ_MS_FIFO_SIZES);
815 if (((rdev->family) == CHIP_RV610) ||
816 ((rdev->family) == CHIP_RV620) ||
817 ((rdev->family) == CHIP_RS780)) {
818 tmp = (CACHE_FIFO_SIZE(0xa) |
819 FETCH_FIFO_HIWATER(0xa) |
820 DONE_FIFO_HIWATER(0xe0) |
821 ALU_UPDATE_FIFO_HIWATER(0x8));
822 } else if (((rdev->family) == CHIP_R600) ||
823 ((rdev->family) == CHIP_RV630)) {
824 tmp &= ~DONE_FIFO_HIWATER(0xff);
825 tmp |= DONE_FIFO_HIWATER(0x4);
826 }
827 WREG32(SQ_MS_FIFO_SIZES, tmp);
828
829 /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT
830 * should be adjusted as needed by the 2D/3D drivers. This just sets default values
831 */
832 sq_config = RREG32(SQ_CONFIG);
833 sq_config &= ~(PS_PRIO(3) |
834 VS_PRIO(3) |
835 GS_PRIO(3) |
836 ES_PRIO(3));
837 sq_config |= (DX9_CONSTS |
838 VC_ENABLE |
839 PS_PRIO(0) |
840 VS_PRIO(1) |
841 GS_PRIO(2) |
842 ES_PRIO(3));
843
844 if ((rdev->family) == CHIP_R600) {
845 sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(124) |
846 NUM_VS_GPRS(124) |
847 NUM_CLAUSE_TEMP_GPRS(4));
848 sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(0) |
849 NUM_ES_GPRS(0));
850 sq_thread_resource_mgmt = (NUM_PS_THREADS(136) |
851 NUM_VS_THREADS(48) |
852 NUM_GS_THREADS(4) |
853 NUM_ES_THREADS(4));
854 sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(128) |
855 NUM_VS_STACK_ENTRIES(128));
856 sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(0) |
857 NUM_ES_STACK_ENTRIES(0));
858 } else if (((rdev->family) == CHIP_RV610) ||
859 ((rdev->family) == CHIP_RV620) ||
860 ((rdev->family) == CHIP_RS780)) {
861 /* no vertex cache */
862 sq_config &= ~VC_ENABLE;
863
864 sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) |
865 NUM_VS_GPRS(44) |
866 NUM_CLAUSE_TEMP_GPRS(2));
867 sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(17) |
868 NUM_ES_GPRS(17));
869 sq_thread_resource_mgmt = (NUM_PS_THREADS(79) |
870 NUM_VS_THREADS(78) |
871 NUM_GS_THREADS(4) |
872 NUM_ES_THREADS(31));
873 sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(40) |
874 NUM_VS_STACK_ENTRIES(40));
875 sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(32) |
876 NUM_ES_STACK_ENTRIES(16));
877 } else if (((rdev->family) == CHIP_RV630) ||
878 ((rdev->family) == CHIP_RV635)) {
879 sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) |
880 NUM_VS_GPRS(44) |
881 NUM_CLAUSE_TEMP_GPRS(2));
882 sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(18) |
883 NUM_ES_GPRS(18));
884 sq_thread_resource_mgmt = (NUM_PS_THREADS(79) |
885 NUM_VS_THREADS(78) |
886 NUM_GS_THREADS(4) |
887 NUM_ES_THREADS(31));
888 sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(40) |
889 NUM_VS_STACK_ENTRIES(40));
890 sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(32) |
891 NUM_ES_STACK_ENTRIES(16));
892 } else if ((rdev->family) == CHIP_RV670) {
893 sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) |
894 NUM_VS_GPRS(44) |
895 NUM_CLAUSE_TEMP_GPRS(2));
896 sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(17) |
897 NUM_ES_GPRS(17));
898 sq_thread_resource_mgmt = (NUM_PS_THREADS(79) |
899 NUM_VS_THREADS(78) |
900 NUM_GS_THREADS(4) |
901 NUM_ES_THREADS(31));
902 sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(64) |
903 NUM_VS_STACK_ENTRIES(64));
904 sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(64) |
905 NUM_ES_STACK_ENTRIES(64));
906 }
907
908 WREG32(SQ_CONFIG, sq_config);
909 WREG32(SQ_GPR_RESOURCE_MGMT_1, sq_gpr_resource_mgmt_1);
910 WREG32(SQ_GPR_RESOURCE_MGMT_2, sq_gpr_resource_mgmt_2);
911 WREG32(SQ_THREAD_RESOURCE_MGMT, sq_thread_resource_mgmt);
912 WREG32(SQ_STACK_RESOURCE_MGMT_1, sq_stack_resource_mgmt_1);
913 WREG32(SQ_STACK_RESOURCE_MGMT_2, sq_stack_resource_mgmt_2);
914
915 if (((rdev->family) == CHIP_RV610) ||
916 ((rdev->family) == CHIP_RV620) ||
917 ((rdev->family) == CHIP_RS780)) {
918 WREG32(VGT_CACHE_INVALIDATION, CACHE_INVALIDATION(TC_ONLY));
919 } else {
920 WREG32(VGT_CACHE_INVALIDATION, CACHE_INVALIDATION(VC_AND_TC));
921 }
922
923 /* More default values. 2D/3D driver should adjust as needed */
924 WREG32(PA_SC_AA_SAMPLE_LOCS_2S, (S0_X(0xc) | S0_Y(0x4) |
925 S1_X(0x4) | S1_Y(0xc)));
926 WREG32(PA_SC_AA_SAMPLE_LOCS_4S, (S0_X(0xe) | S0_Y(0xe) |
927 S1_X(0x2) | S1_Y(0x2) |
928 S2_X(0xa) | S2_Y(0x6) |
929 S3_X(0x6) | S3_Y(0xa)));
930 WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD0, (S0_X(0xe) | S0_Y(0xb) |
931 S1_X(0x4) | S1_Y(0xc) |
932 S2_X(0x1) | S2_Y(0x6) |
933 S3_X(0xa) | S3_Y(0xe)));
934 WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD1, (S4_X(0x6) | S4_Y(0x1) |
935 S5_X(0x0) | S5_Y(0x0) |
936 S6_X(0xb) | S6_Y(0x4) |
937 S7_X(0x7) | S7_Y(0x8)));
938
939 WREG32(VGT_STRMOUT_EN, 0);
940 tmp = rdev->config.r600.max_pipes * 16;
941 switch (rdev->family) {
942 case CHIP_RV610:
943 case CHIP_RS780:
944 case CHIP_RV620:
945 tmp += 32;
946 break;
947 case CHIP_RV670:
948 tmp += 128;
949 break;
950 default:
951 break;
952 }
953 if (tmp > 256) {
954 tmp = 256;
955 }
956 WREG32(VGT_ES_PER_GS, 128);
957 WREG32(VGT_GS_PER_ES, tmp);
958 WREG32(VGT_GS_PER_VS, 2);
959 WREG32(VGT_GS_VERTEX_REUSE, 16);
960
961 /* more default values. 2D/3D driver should adjust as needed */
962 WREG32(PA_SC_LINE_STIPPLE_STATE, 0);
963 WREG32(VGT_STRMOUT_EN, 0);
964 WREG32(SX_MISC, 0);
965 WREG32(PA_SC_MODE_CNTL, 0);
966 WREG32(PA_SC_AA_CONFIG, 0);
967 WREG32(PA_SC_LINE_STIPPLE, 0);
968 WREG32(SPI_INPUT_Z, 0);
969 WREG32(SPI_PS_IN_CONTROL_0, NUM_INTERP(2));
970 WREG32(CB_COLOR7_FRAG, 0);
971
972 /* Clear render buffer base addresses */
973 WREG32(CB_COLOR0_BASE, 0);
974 WREG32(CB_COLOR1_BASE, 0);
975 WREG32(CB_COLOR2_BASE, 0);
976 WREG32(CB_COLOR3_BASE, 0);
977 WREG32(CB_COLOR4_BASE, 0);
978 WREG32(CB_COLOR5_BASE, 0);
979 WREG32(CB_COLOR6_BASE, 0);
980 WREG32(CB_COLOR7_BASE, 0);
981 WREG32(CB_COLOR7_FRAG, 0);
982
983 switch (rdev->family) {
984 case CHIP_RV610:
985 case CHIP_RS780:
986 case CHIP_RV620:
987 tmp = TC_L2_SIZE(8);
988 break;
989 case CHIP_RV630:
990 case CHIP_RV635:
991 tmp = TC_L2_SIZE(4);
992 break;
993 case CHIP_R600:
994 tmp = TC_L2_SIZE(0) | L2_DISABLE_LATE_HIT;
995 break;
996 default:
997 tmp = TC_L2_SIZE(0);
998 break;
999 }
1000 WREG32(TC_CNTL, tmp);
1001
1002 tmp = RREG32(HDP_HOST_PATH_CNTL);
1003 WREG32(HDP_HOST_PATH_CNTL, tmp);
1004
1005 tmp = RREG32(ARB_POP);
1006 tmp |= ENABLE_TC128;
1007 WREG32(ARB_POP, tmp);
1008
1009 WREG32(PA_SC_MULTI_CHIP_CNTL, 0);
1010 WREG32(PA_CL_ENHANCE, (CLIP_VTX_REORDER_ENA |
1011 NUM_CLIP_SEQ(3)));
1012 WREG32(PA_SC_ENHANCE, FORCE_EOV_MAX_CLK_CNT(4095));
1013}
1014
1015
771fe6b9
JG		 1016/*
1017 * Indirect registers accessor
1018 */
3ce0a23d
JG		 1019u32 r600_pciep_rreg(struct radeon_device *rdev, u32 reg)
1020{
1021 u32 r;
1022
1023 WREG32(PCIE_PORT_INDEX, ((reg) & 0xff));
1024 (void)RREG32(PCIE_PORT_INDEX);
1025 r = RREG32(PCIE_PORT_DATA);
1026 return r;
1027}
1028
1029void r600_pciep_wreg(struct radeon_device *rdev, u32 reg, u32 v)
1030{
1031 WREG32(PCIE_PORT_INDEX, ((reg) & 0xff));
1032 (void)RREG32(PCIE_PORT_INDEX);
1033 WREG32(PCIE_PORT_DATA, (v));
1034 (void)RREG32(PCIE_PORT_DATA);
1035}
1036
1037
1038/*
1039 * CP & Ring
1040 */
1041void r600_cp_stop(struct radeon_device *rdev)
1042{
1043 WREG32(R_0086D8_CP_ME_CNTL, S_0086D8_CP_ME_HALT(1));
1044}
1045
1046int r600_cp_init_microcode(struct radeon_device *rdev)
1047{
1048 struct platform_device *pdev;
1049 const char *chip_name;
1050 size_t pfp_req_size, me_req_size;
1051 char fw_name[30];
1052 int err;
1053
1054 DRM_DEBUG("\n");
1055
1056 pdev = platform_device_register_simple("radeon_cp", 0, NULL, 0);
1057 err = IS_ERR(pdev);
1058 if (err) {
1059 printk(KERN_ERR "radeon_cp: Failed to register firmware\n");
1060 return -EINVAL;
1061 }
1062
1063 switch (rdev->family) {
1064 case CHIP_R600: chip_name = "R600"; break;
1065 case CHIP_RV610: chip_name = "RV610"; break;
1066 case CHIP_RV630: chip_name = "RV630"; break;
1067 case CHIP_RV620: chip_name = "RV620"; break;
1068 case CHIP_RV635: chip_name = "RV635"; break;
1069 case CHIP_RV670: chip_name = "RV670"; break;
1070 case CHIP_RS780:
1071 case CHIP_RS880: chip_name = "RS780"; break;
1072 case CHIP_RV770: chip_name = "RV770"; break;
1073 case CHIP_RV730:
1074 case CHIP_RV740: chip_name = "RV730"; break;
1075 case CHIP_RV710: chip_name = "RV710"; break;
1076 default: BUG();
1077 }
1078
1079 if (rdev->family >= CHIP_RV770) {
1080 pfp_req_size = R700_PFP_UCODE_SIZE * 4;
1081 me_req_size = R700_PM4_UCODE_SIZE * 4;
1082 } else {
1083 pfp_req_size = PFP_UCODE_SIZE * 4;
1084 me_req_size = PM4_UCODE_SIZE * 12;
1085 }
1086
1087 DRM_INFO("Loading %s CP Microcode\n", chip_name);
1088
1089 snprintf(fw_name, sizeof(fw_name), "radeon/%s_pfp.bin", chip_name);
1090 err = request_firmware(&rdev->pfp_fw, fw_name, &pdev->dev);
1091 if (err)
1092 goto out;
1093 if (rdev->pfp_fw->size != pfp_req_size) {
1094 printk(KERN_ERR
1095 "r600_cp: Bogus length %zu in firmware \"%s\"\n",
1096 rdev->pfp_fw->size, fw_name);
1097 err = -EINVAL;
1098 goto out;
1099 }
1100
1101 snprintf(fw_name, sizeof(fw_name), "radeon/%s_me.bin", chip_name);
1102 err = request_firmware(&rdev->me_fw, fw_name, &pdev->dev);
1103 if (err)
1104 goto out;
1105 if (rdev->me_fw->size != me_req_size) {
1106 printk(KERN_ERR
1107 "r600_cp: Bogus length %zu in firmware \"%s\"\n",
1108 rdev->me_fw->size, fw_name);
1109 err = -EINVAL;
1110 }
1111out:
1112 platform_device_unregister(pdev);
1113
1114 if (err) {
1115 if (err != -EINVAL)
1116 printk(KERN_ERR
1117 "r600_cp: Failed to load firmware \"%s\"\n",
1118 fw_name);
1119 release_firmware(rdev->pfp_fw);
1120 rdev->pfp_fw = NULL;
1121 release_firmware(rdev->me_fw);
1122 rdev->me_fw = NULL;
1123 }
1124 return err;
1125}
1126
1127static int r600_cp_load_microcode(struct radeon_device *rdev)
1128{
1129 const __be32 *fw_data;
1130 int i;
1131
1132 if (!rdev->me_fw || !rdev->pfp_fw)
1133 return -EINVAL;
1134
1135 r600_cp_stop(rdev);
1136
1137 WREG32(CP_RB_CNTL, RB_NO_UPDATE | RB_BLKSZ(15) | RB_BUFSZ(3));
1138
1139 /* Reset cp */
1140 WREG32(GRBM_SOFT_RESET, SOFT_RESET_CP);
1141 RREG32(GRBM_SOFT_RESET);
1142 mdelay(15);
1143 WREG32(GRBM_SOFT_RESET, 0);
1144
1145 WREG32(CP_ME_RAM_WADDR, 0);
1146
1147 fw_data = (const __be32 *)rdev->me_fw->data;
1148 WREG32(CP_ME_RAM_WADDR, 0);
1149 for (i = 0; i < PM4_UCODE_SIZE * 3; i++)
1150 WREG32(CP_ME_RAM_DATA,
1151 be32_to_cpup(fw_data++));
1152
1153 fw_data = (const __be32 *)rdev->pfp_fw->data;
1154 WREG32(CP_PFP_UCODE_ADDR, 0);
1155 for (i = 0; i < PFP_UCODE_SIZE; i++)
1156 WREG32(CP_PFP_UCODE_DATA,
1157 be32_to_cpup(fw_data++));
1158
1159 WREG32(CP_PFP_UCODE_ADDR, 0);
1160 WREG32(CP_ME_RAM_WADDR, 0);
1161 WREG32(CP_ME_RAM_RADDR, 0);
1162 return 0;
1163}
1164
1165int r600_cp_start(struct radeon_device *rdev)
1166{
1167 int r;
1168 uint32_t cp_me;
1169
1170 r = radeon_ring_lock(rdev, 7);
1171 if (r) {
1172 DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r);
1173 return r;
1174 }
1175 radeon_ring_write(rdev, PACKET3(PACKET3_ME_INITIALIZE, 5));
1176 radeon_ring_write(rdev, 0x1);
1177 if (rdev->family < CHIP_RV770) {
1178 radeon_ring_write(rdev, 0x3);
1179 radeon_ring_write(rdev, rdev->config.r600.max_hw_contexts - 1);
1180 } else {
1181 radeon_ring_write(rdev, 0x0);
1182 radeon_ring_write(rdev, rdev->config.rv770.max_hw_contexts - 1);
1183 }
1184 radeon_ring_write(rdev, PACKET3_ME_INITIALIZE_DEVICE_ID(1));
1185 radeon_ring_write(rdev, 0);
1186 radeon_ring_write(rdev, 0);
1187 radeon_ring_unlock_commit(rdev);
1188
1189 cp_me = 0xff;
1190 WREG32(R_0086D8_CP_ME_CNTL, cp_me);
1191 return 0;
1192}
1193
1194int r600_cp_resume(struct radeon_device *rdev)
1195{
1196 u32 tmp;
1197 u32 rb_bufsz;
1198 int r;
1199
1200 /* Reset cp */
1201 WREG32(GRBM_SOFT_RESET, SOFT_RESET_CP);
1202 RREG32(GRBM_SOFT_RESET);
1203 mdelay(15);
1204 WREG32(GRBM_SOFT_RESET, 0);
1205
1206 /* Set ring buffer size */
1207 rb_bufsz = drm_order(rdev->cp.ring_size / 8);
1208#ifdef __BIG_ENDIAN
1209 WREG32(CP_RB_CNTL, BUF_SWAP_32BIT | RB_NO_UPDATE |
1210 (drm_order(4096/8) << 8) | rb_bufsz);
1211#else
1212 WREG32(CP_RB_CNTL, RB_NO_UPDATE | (drm_order(4096/8) << 8) | rb_bufsz);
1213#endif
1214 WREG32(CP_SEM_WAIT_TIMER, 0x4);
1215
1216 /* Set the write pointer delay */
1217 WREG32(CP_RB_WPTR_DELAY, 0);
1218
1219 /* Initialize the ring buffer's read and write pointers */
1220 tmp = RREG32(CP_RB_CNTL);
1221 WREG32(CP_RB_CNTL, tmp | RB_RPTR_WR_ENA);
1222 WREG32(CP_RB_RPTR_WR, 0);
1223 WREG32(CP_RB_WPTR, 0);
1224 WREG32(CP_RB_RPTR_ADDR, rdev->cp.gpu_addr & 0xFFFFFFFF);
1225 WREG32(CP_RB_RPTR_ADDR_HI, upper_32_bits(rdev->cp.gpu_addr));
1226 mdelay(1);
1227 WREG32(CP_RB_CNTL, tmp);
1228
1229 WREG32(CP_RB_BASE, rdev->cp.gpu_addr >> 8);
1230 WREG32(CP_DEBUG, (1 << 27) | (1 << 28));
1231
1232 rdev->cp.rptr = RREG32(CP_RB_RPTR);
1233 rdev->cp.wptr = RREG32(CP_RB_WPTR);
1234
1235 r600_cp_start(rdev);
1236 rdev->cp.ready = true;
1237 r = radeon_ring_test(rdev);
1238 if (r) {
1239 rdev->cp.ready = false;
1240 return r;
1241 }
1242 return 0;
1243}
1244
1245void r600_cp_commit(struct radeon_device *rdev)
1246{
1247 WREG32(CP_RB_WPTR, rdev->cp.wptr);
1248 (void)RREG32(CP_RB_WPTR);
1249}
1250
1251void r600_ring_init(struct radeon_device *rdev, unsigned ring_size)
1252{
1253 u32 rb_bufsz;
1254
1255 /* Align ring size */
1256 rb_bufsz = drm_order(ring_size / 8);
1257 ring_size = (1 << (rb_bufsz + 1)) * 4;
1258 rdev->cp.ring_size = ring_size;
1259 rdev->cp.align_mask = 16 - 1;
1260}
1261
1262
1263/*
1264 * GPU scratch registers helpers function.
1265 */
1266void r600_scratch_init(struct radeon_device *rdev)
1267{
1268 int i;
1269
1270 rdev->scratch.num_reg = 7;
1271 for (i = 0; i < rdev->scratch.num_reg; i++) {
1272 rdev->scratch.free[i] = true;
1273 rdev->scratch.reg[i] = SCRATCH_REG0 + (i * 4);
1274 }
1275}
1276
1277int r600_ring_test(struct radeon_device *rdev)
1278{
1279 uint32_t scratch;
1280 uint32_t tmp = 0;
1281 unsigned i;
1282 int r;
1283
1284 r = radeon_scratch_get(rdev, &scratch);
1285 if (r) {
1286 DRM_ERROR("radeon: cp failed to get scratch reg (%d).\n", r);
1287 return r;
1288 }
1289 WREG32(scratch, 0xCAFEDEAD);
1290 r = radeon_ring_lock(rdev, 3);
1291 if (r) {
1292 DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r);
1293 radeon_scratch_free(rdev, scratch);
1294 return r;
1295 }
1296 radeon_ring_write(rdev, PACKET3(PACKET3_SET_CONFIG_REG, 1));
1297 radeon_ring_write(rdev, ((scratch - PACKET3_SET_CONFIG_REG_OFFSET) >> 2));
1298 radeon_ring_write(rdev, 0xDEADBEEF);
1299 radeon_ring_unlock_commit(rdev);
1300 for (i = 0; i < rdev->usec_timeout; i++) {
1301 tmp = RREG32(scratch);
1302 if (tmp == 0xDEADBEEF)
1303 break;
1304 DRM_UDELAY(1);
1305 }
1306 if (i < rdev->usec_timeout) {
1307 DRM_INFO("ring test succeeded in %d usecs\n", i);
1308 } else {
1309 DRM_ERROR("radeon: ring test failed (scratch(0x%04X)=0x%08X)\n",
1310 scratch, tmp);
1311 r = -EINVAL;
1312 }
1313 radeon_scratch_free(rdev, scratch);
1314 return r;
1315}
1316
81cc35bf
JG		 1317void r600_wb_disable(struct radeon_device *rdev)
1318{
1319 WREG32(SCRATCH_UMSK, 0);
1320 if (rdev->wb.wb_obj) {
1321 radeon_object_kunmap(rdev->wb.wb_obj);
1322 radeon_object_unpin(rdev->wb.wb_obj);
1323 }
1324}
1325
1326void r600_wb_fini(struct radeon_device *rdev)
1327{
1328 r600_wb_disable(rdev);
1329 if (rdev->wb.wb_obj) {
1330 radeon_object_unref(&rdev->wb.wb_obj);
1331 rdev->wb.wb = NULL;
1332 rdev->wb.wb_obj = NULL;
1333 }
1334}
1335
1336int r600_wb_enable(struct radeon_device *rdev)
3ce0a23d
JG		 1337{
1338 int r;
1339
1340 if (rdev->wb.wb_obj == NULL) {
81cc35bf
JG		 1341 r = radeon_object_create(rdev, NULL, 4096, true,
1342 RADEON_GEM_DOMAIN_GTT, false, &rdev->wb.wb_obj);
3ce0a23d 1343 if (r) {
81cc35bf 1344 dev_warn(rdev->dev, "failed to create WB buffer (%d).\n", r);
3ce0a23d
JG		 1345 return r;
1346 }
81cc35bf
JG		 1347 r = radeon_object_pin(rdev->wb.wb_obj, RADEON_GEM_DOMAIN_GTT,
1348 &rdev->wb.gpu_addr);
3ce0a23d 1349 if (r) {
81cc35bf
JG		 1350 dev_warn(rdev->dev, "failed to pin WB buffer (%d).\n", r);
1351 r600_wb_fini(rdev);
3ce0a23d
JG		 1352 return r;
1353 }
1354 r = radeon_object_kmap(rdev->wb.wb_obj, (void **)&rdev->wb.wb);
1355 if (r) {
81cc35bf
JG		 1356 dev_warn(rdev->dev, "failed to map WB buffer (%d).\n", r);
1357 r600_wb_fini(rdev);
3ce0a23d
JG		 1358 return r;
1359 }
1360 }
1361 WREG32(SCRATCH_ADDR, (rdev->wb.gpu_addr >> 8) & 0xFFFFFFFF);
1362 WREG32(CP_RB_RPTR_ADDR, (rdev->wb.gpu_addr + 1024) & 0xFFFFFFFC);
1363 WREG32(CP_RB_RPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + 1024) & 0xFF);
1364 WREG32(SCRATCH_UMSK, 0xff);
1365 return 0;
1366}
1367
3ce0a23d
JG		 1368void r600_fence_ring_emit(struct radeon_device *rdev,
1369 struct radeon_fence *fence)
1370{
1371 /* Emit fence sequence & fire IRQ */
1372 radeon_ring_write(rdev, PACKET3(PACKET3_SET_CONFIG_REG, 1));
1373 radeon_ring_write(rdev, ((rdev->fence_drv.scratch_reg - PACKET3_SET_CONFIG_REG_OFFSET) >> 2));
1374 radeon_ring_write(rdev, fence->seq);
1375}
1376
1377int r600_copy_dma(struct radeon_device *rdev,
1378 uint64_t src_offset,
1379 uint64_t dst_offset,
1380 unsigned num_pages,
1381 struct radeon_fence *fence)
1382{
1383 /* FIXME: implement */
1384 return 0;
1385}
1386
1387int r600_copy_blit(struct radeon_device *rdev,
1388 uint64_t src_offset, uint64_t dst_offset,
1389 unsigned num_pages, struct radeon_fence *fence)
1390{
1391 r600_blit_prepare_copy(rdev, num_pages * 4096);
1392 r600_kms_blit_copy(rdev, src_offset, dst_offset, num_pages * 4096);
1393 r600_blit_done_copy(rdev, fence);
1394 return 0;
1395}
1396
1397int r600_irq_process(struct radeon_device *rdev)
1398{
1399 /* FIXME: implement */
1400 return 0;
1401}
1402
1403int r600_irq_set(struct radeon_device *rdev)
1404{
1405 /* FIXME: implement */
1406 return 0;
1407}
1408
1409int r600_set_surface_reg(struct radeon_device *rdev, int reg,
1410 uint32_t tiling_flags, uint32_t pitch,
1411 uint32_t offset, uint32_t obj_size)
1412{
1413 /* FIXME: implement */
1414 return 0;
1415}
1416
1417void r600_clear_surface_reg(struct radeon_device *rdev, int reg)
1418{
1419 /* FIXME: implement */
1420}
1421
1422
1423bool r600_card_posted(struct radeon_device *rdev)
1424{
1425 uint32_t reg;
1426
1427 /* first check CRTCs */
1428 reg = RREG32(D1CRTC_CONTROL) |
1429 RREG32(D2CRTC_CONTROL);
1430 if (reg & CRTC_EN)
1431 return true;
1432
1433 /* then check MEM_SIZE, in case the crtcs are off */
1434 if (RREG32(CONFIG_MEMSIZE))
1435 return true;
1436
1437 return false;
1438}
1439
fc30b8ef 1440int r600_startup(struct radeon_device *rdev)
3ce0a23d
JG		 1441{
1442 int r;
1443
a3c1945a 1444 r600_mc_program(rdev);
3ce0a23d
JG		 1445 r = r600_pcie_gart_enable(rdev);
1446 if (r)
1447 return r;
1448 r600_gpu_init(rdev);
bc1a631e
DA		 1449
1450 r = radeon_object_pin(rdev->r600_blit.shader_obj, RADEON_GEM_DOMAIN_VRAM,
1451 &rdev->r600_blit.shader_gpu_addr);
1452 if (r) {
1453 DRM_ERROR("failed to pin blit object %d\n", r);
1454 return r;
1455 }
1456
3ce0a23d
JG		 1457 r = radeon_ring_init(rdev, rdev->cp.ring_size);
1458 if (r)
1459 return r;
1460 r = r600_cp_load_microcode(rdev);
1461 if (r)
1462 return r;
1463 r = r600_cp_resume(rdev);
1464 if (r)
1465 return r;
81cc35bf
JG		 1466 /* write back buffer are not vital so don't worry about failure */
1467 r600_wb_enable(rdev);
3ce0a23d
JG		 1468 return 0;
1469}
1470
fc30b8ef
DA		 1471int r600_resume(struct radeon_device *rdev)
1472{
1473 int r;
1474
a3c1945a 1475 if (r600_gpu_reset(rdev)) {
fc30b8ef
DA		 1476 /* FIXME: what do we want to do here ? */
1477 }
1478 /* post card */
1479 if (rdev->is_atom_bios) {
1480 atom_asic_init(rdev->mode_info.atom_context);
1481 } else {
1482 radeon_combios_asic_init(rdev->ddev);
1483 }
1484 /* Initialize clocks */
1485 r = radeon_clocks_init(rdev);
1486 if (r) {
1487 return r;
1488 }
1489
1490 r = r600_startup(rdev);
1491 if (r) {
1492 DRM_ERROR("r600 startup failed on resume\n");
1493 return r;
1494 }
1495
62a8ea3f 1496 r = r600_ib_test(rdev);
fc30b8ef
DA		 1497 if (r) {
1498 DRM_ERROR("radeon: failled testing IB (%d).\n", r);
1499 return r;
1500 }
1501 return r;
1502}
1503
3ce0a23d
JG		 1504int r600_suspend(struct radeon_device *rdev)
1505{
1506 /* FIXME: we should wait for ring to be empty */
1507 r600_cp_stop(rdev);
bc1a631e 1508 rdev->cp.ready = false;
81cc35bf 1509 r600_wb_disable(rdev);
4aac0473 1510 r600_pcie_gart_disable(rdev);
bc1a631e
DA		 1511 /* unpin shaders bo */
1512 radeon_object_unpin(rdev->r600_blit.shader_obj);
3ce0a23d
JG		 1513 return 0;
1514}
1515
1516/* Plan is to move initialization in that function and use
1517 * helper function so that radeon_device_init pretty much
1518 * do nothing more than calling asic specific function. This
1519 * should also allow to remove a bunch of callback function
1520 * like vram_info.
1521 */
1522int r600_init(struct radeon_device *rdev)
771fe6b9 1523{
3ce0a23d 1524 int r;
771fe6b9 1525
3ce0a23d
JG		 1526 r = radeon_dummy_page_init(rdev);
1527 if (r)
1528 return r;
1529 if (r600_debugfs_mc_info_init(rdev)) {
1530 DRM_ERROR("Failed to register debugfs file for mc !\n");
1531 }
1532 /* This don't do much */
1533 r = radeon_gem_init(rdev);
1534 if (r)
1535 return r;
1536 /* Read BIOS */
1537 if (!radeon_get_bios(rdev)) {
1538 if (ASIC_IS_AVIVO(rdev))
1539 return -EINVAL;
1540 }
1541 /* Must be an ATOMBIOS */
1542 if (!rdev->is_atom_bios)
1543 return -EINVAL;
1544 r = radeon_atombios_init(rdev);
1545 if (r)
1546 return r;
1547 /* Post card if necessary */
1548 if (!r600_card_posted(rdev) && rdev->bios) {
1549 DRM_INFO("GPU not posted. posting now...\n");
1550 atom_asic_init(rdev->mode_info.atom_context);
1551 }
1552 /* Initialize scratch registers */
1553 r600_scratch_init(rdev);
1554 /* Initialize surface registers */
1555 radeon_surface_init(rdev);
5e6dde7e 1556 radeon_get_clock_info(rdev->ddev);
3ce0a23d
JG		 1557 r = radeon_clocks_init(rdev);
1558 if (r)
1559 return r;
1560 /* Fence driver */
1561 r = radeon_fence_driver_init(rdev);
1562 if (r)
1563 return r;
1564 r = r600_mc_init(rdev);
1565 if (r) {
1566 if (rdev->flags & RADEON_IS_AGP) {
1567 /* Retry with disabling AGP */
1568 r600_fini(rdev);
1569 rdev->flags &= ~RADEON_IS_AGP;
1570 return r600_init(rdev);
1571 }
1572 return r;
1573 }
1574 /* Memory manager */
1575 r = radeon_object_init(rdev);
1576 if (r)
1577 return r;
1578 rdev->cp.ring_obj = NULL;
1579 r600_ring_init(rdev, 1024 * 1024);
1580
1581 if (!rdev->me_fw || !rdev->pfp_fw) {
1582 r = r600_cp_init_microcode(rdev);
1583 if (r) {
1584 DRM_ERROR("Failed to load firmware!\n");
1585 return r;
1586 }
1587 }
1588
4aac0473
JG		 1589 r = r600_pcie_gart_init(rdev);
1590 if (r)
1591 return r;
1592
733289c2 1593 rdev->accel_working = true;
bc1a631e
DA		 1594 r = r600_blit_init(rdev);
1595 if (r) {
1596 DRM_ERROR("radeon: failled blitter (%d).\n", r);
1597 return r;
1598 }
1599
fc30b8ef 1600 r = r600_startup(rdev);
3ce0a23d
JG		 1601 if (r) {
1602 if (rdev->flags & RADEON_IS_AGP) {
1603 /* Retry with disabling AGP */
1604 r600_fini(rdev);
1605 rdev->flags &= ~RADEON_IS_AGP;
1606 return r600_init(rdev);
1607 }
733289c2 1608 rdev->accel_working = false;
3ce0a23d 1609 }
733289c2
JG		 1610 if (rdev->accel_working) {
1611 r = radeon_ib_pool_init(rdev);
1612 if (r) {
1613 DRM_ERROR("radeon: failled initializing IB pool (%d).\n", r);
1614 rdev->accel_working = false;
1615 }
62a8ea3f 1616 r = r600_ib_test(rdev);
733289c2
JG		 1617 if (r) {
1618 DRM_ERROR("radeon: failled testing IB (%d).\n", r);
1619 rdev->accel_working = false;
1620 }
3ce0a23d
JG		 1621 }
1622 return 0;
1623}
1624
1625void r600_fini(struct radeon_device *rdev)
1626{
1627 /* Suspend operations */
1628 r600_suspend(rdev);
1629
1630 r600_blit_fini(rdev);
1631 radeon_ring_fini(rdev);
81cc35bf 1632 r600_wb_fini(rdev);
4aac0473 1633 r600_pcie_gart_fini(rdev);
3ce0a23d
JG		 1634 radeon_gem_fini(rdev);
1635 radeon_fence_driver_fini(rdev);
1636 radeon_clocks_fini(rdev);
1637#if __OS_HAS_AGP
1638 if (rdev->flags & RADEON_IS_AGP)
1639 radeon_agp_fini(rdev);
1640#endif
1641 radeon_object_fini(rdev);
1642 if (rdev->is_atom_bios)
1643 radeon_atombios_fini(rdev);
1644 else
1645 radeon_combios_fini(rdev);
1646 kfree(rdev->bios);
1647 rdev->bios = NULL;
1648 radeon_dummy_page_fini(rdev);
1649}
1650
1651
1652/*
1653 * CS stuff
1654 */
1655void r600_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib)
1656{
1657 /* FIXME: implement */
1658 radeon_ring_write(rdev, PACKET3(PACKET3_INDIRECT_BUFFER, 2));
1659 radeon_ring_write(rdev, ib->gpu_addr & 0xFFFFFFFC);
1660 radeon_ring_write(rdev, upper_32_bits(ib->gpu_addr) & 0xFF);
1661 radeon_ring_write(rdev, ib->length_dw);
1662}
1663
1664int r600_ib_test(struct radeon_device *rdev)
1665{
1666 struct radeon_ib *ib;
1667 uint32_t scratch;
1668 uint32_t tmp = 0;
1669 unsigned i;
1670 int r;
1671
1672 r = radeon_scratch_get(rdev, &scratch);
1673 if (r) {
1674 DRM_ERROR("radeon: failed to get scratch reg (%d).\n", r);
1675 return r;
1676 }
1677 WREG32(scratch, 0xCAFEDEAD);
1678 r = radeon_ib_get(rdev, &ib);
1679 if (r) {
1680 DRM_ERROR("radeon: failed to get ib (%d).\n", r);
1681 return r;
1682 }
1683 ib->ptr[0] = PACKET3(PACKET3_SET_CONFIG_REG, 1);
1684 ib->ptr[1] = ((scratch - PACKET3_SET_CONFIG_REG_OFFSET) >> 2);
1685 ib->ptr[2] = 0xDEADBEEF;
1686 ib->ptr[3] = PACKET2(0);
1687 ib->ptr[4] = PACKET2(0);
1688 ib->ptr[5] = PACKET2(0);
1689 ib->ptr[6] = PACKET2(0);
1690 ib->ptr[7] = PACKET2(0);
1691 ib->ptr[8] = PACKET2(0);
1692 ib->ptr[9] = PACKET2(0);
1693 ib->ptr[10] = PACKET2(0);
1694 ib->ptr[11] = PACKET2(0);
1695 ib->ptr[12] = PACKET2(0);
1696 ib->ptr[13] = PACKET2(0);
1697 ib->ptr[14] = PACKET2(0);
1698 ib->ptr[15] = PACKET2(0);
1699 ib->length_dw = 16;
1700 r = radeon_ib_schedule(rdev, ib);
1701 if (r) {
1702 radeon_scratch_free(rdev, scratch);
1703 radeon_ib_free(rdev, &ib);
1704 DRM_ERROR("radeon: failed to schedule ib (%d).\n", r);
1705 return r;
1706 }
1707 r = radeon_fence_wait(ib->fence, false);
1708 if (r) {
1709 DRM_ERROR("radeon: fence wait failed (%d).\n", r);
1710 return r;
1711 }
1712 for (i = 0; i < rdev->usec_timeout; i++) {
1713 tmp = RREG32(scratch);
1714 if (tmp == 0xDEADBEEF)
1715 break;
1716 DRM_UDELAY(1);
1717 }
1718 if (i < rdev->usec_timeout) {
1719 DRM_INFO("ib test succeeded in %u usecs\n", i);
1720 } else {
1721 DRM_ERROR("radeon: ib test failed (sracth(0x%04X)=0x%08X)\n",
1722 scratch, tmp);
1723 r = -EINVAL;
1724 }
1725 radeon_scratch_free(rdev, scratch);
1726 radeon_ib_free(rdev, &ib);
771fe6b9
JG		 1727 return r;
1728}
1729
3ce0a23d
JG		 1730
1731
1732
1733/*
1734 * Debugfs info
1735 */
1736#if defined(CONFIG_DEBUG_FS)
1737
1738static int r600_debugfs_cp_ring_info(struct seq_file *m, void *data)
771fe6b9 1739{
3ce0a23d
JG		 1740 struct drm_info_node *node = (struct drm_info_node *) m->private;
1741 struct drm_device *dev = node->minor->dev;
1742 struct radeon_device *rdev = dev->dev_private;
1743 uint32_t rdp, wdp;
1744 unsigned count, i, j;
1745
1746 radeon_ring_free_size(rdev);
1747 rdp = RREG32(CP_RB_RPTR);
1748 wdp = RREG32(CP_RB_WPTR);
1749 count = (rdp + rdev->cp.ring_size - wdp) & rdev->cp.ptr_mask;
1750 seq_printf(m, "CP_STAT 0x%08x\n", RREG32(CP_STAT));
1751 seq_printf(m, "CP_RB_WPTR 0x%08x\n", wdp);
1752 seq_printf(m, "CP_RB_RPTR 0x%08x\n", rdp);
1753 seq_printf(m, "%u free dwords in ring\n", rdev->cp.ring_free_dw);
1754 seq_printf(m, "%u dwords in ring\n", count);
1755 for (j = 0; j <= count; j++) {
1756 i = (rdp + j) & rdev->cp.ptr_mask;
1757 seq_printf(m, "r[%04d]=0x%08x\n", i, rdev->cp.ring[i]);
1758 }
1759 return 0;
1760}
1761
1762static int r600_debugfs_mc_info(struct seq_file *m, void *data)
1763{
1764 struct drm_info_node *node = (struct drm_info_node *) m->private;
1765 struct drm_device *dev = node->minor->dev;
1766 struct radeon_device *rdev = dev->dev_private;
1767
1768 DREG32_SYS(m, rdev, R_000E50_SRBM_STATUS);
1769 DREG32_SYS(m, rdev, VM_L2_STATUS);
1770 return 0;
1771}
1772
1773static struct drm_info_list r600_mc_info_list[] = {
1774 {"r600_mc_info", r600_debugfs_mc_info, 0, NULL},
1775 {"r600_ring_info", r600_debugfs_cp_ring_info, 0, NULL},
1776};
1777#endif
1778
1779int r600_debugfs_mc_info_init(struct radeon_device *rdev)
1780{
1781#if defined(CONFIG_DEBUG_FS)
1782 return radeon_debugfs_add_files(rdev, r600_mc_info_list, ARRAY_SIZE(r600_mc_info_list));
1783#else
1784 return 0;
1785#endif
771fe6b9 1786}
Clone of davem's net-next-2.6 tree