]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/gpu/drm/mga/mga_drv.h
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/mga: fixed brace, macro and spacing coding style issues
[net-next-2.6.git] / drivers / gpu / drm / mga / mga_drv.h
CommitLineData
1da177e4
LT		 1/* mga_drv.h -- Private header for the Matrox G200/G400 driver -*- linux-c -*-
2 * Created: Mon Dec 13 01:50:01 1999 by jhartmann@precisioninsight.com
3 *
4 * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.
5 * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
6 * All rights reserved.
7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
17 * Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
23 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
24 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
25 * OTHER DEALINGS IN THE SOFTWARE.
26 *
27 * Authors:
28 * Gareth Hughes <gareth@valinux.com>
29 */
30
31#ifndef __MGA_DRV_H__
32#define __MGA_DRV_H__
33
34/* General customization:
35 */
36
37#define DRIVER_AUTHOR "Gareth Hughes, VA Linux Systems Inc."
38
39#define DRIVER_NAME "mga"
40#define DRIVER_DESC "Matrox G200/G400"
7ccf800e 41#define DRIVER_DATE "20051102"
1da177e4
LT		 42
43#define DRIVER_MAJOR 3
6795c985 44#define DRIVER_MINOR 2
7ccf800e 45#define DRIVER_PATCHLEVEL 1
1da177e4
LT		 46
47typedef struct drm_mga_primary_buffer {
48 u8 *start;
49 u8 *end;
50 int size;
51
52 u32 tail;
53 int space;
54 volatile long wrapped;
55
56 volatile u32 *status;
57
58 u32 last_flush;
59 u32 last_wrap;
60
61 u32 high_mark;
62} drm_mga_primary_buffer_t;
63
64typedef struct drm_mga_freelist {
b5e89ed5
DA		 65 struct drm_mga_freelist *next;
66 struct drm_mga_freelist *prev;
1da177e4 67 drm_mga_age_t age;
056219e2 68 struct drm_buf *buf;
1da177e4
LT		 69} drm_mga_freelist_t;
70
71typedef struct {
b5e89ed5 72 drm_mga_freelist_t *list_entry;
1da177e4
LT		 73 int discard;
74 int dispatched;
75} drm_mga_buf_priv_t;
76
77typedef struct drm_mga_private {
78 drm_mga_primary_buffer_t prim;
79 drm_mga_sarea_t *sarea_priv;
80
b5e89ed5
DA		 81 drm_mga_freelist_t *head;
82 drm_mga_freelist_t *tail;
1da177e4
LT		 83
84 unsigned int warp_pipe;
85 unsigned long warp_pipe_phys[MGA_MAX_WARP_PIPES];
86
87 int chipset;
88 int usec_timeout;
89
6795c985
DA		 90 /**
91 * If set, the new DMA initialization sequence was used. This is
92 * primarilly used to select how the driver should uninitialized its
93 * internal DMA structures.
94 */
95 int used_new_dma_init;
96
97 /**
98 * If AGP memory is used for DMA buffers, this will be the value
99 * \c MGA_PAGPXFER. Otherwise, it will be zero (for a PCI transfer).
100 */
101 u32 dma_access;
102
103 /**
104 * If AGP memory is used for DMA buffers, this will be the value
105 * \c MGA_WAGP_ENABLE. Otherwise, it will be zero (for a PCI
106 * transfer).
107 */
108 u32 wagp_enable;
109
110 /**
111 * \name MMIO region parameters.
b5e89ed5 112 *
6795c985
DA		 113 * \sa drm_mga_private_t::mmio
114 */
b5e89ed5 115 /*@{ */
d883f7f1
BH		 116 resource_size_t mmio_base; /**< Bus address of base of MMIO. */
117 resource_size_t mmio_size; /**< Size of the MMIO region. */
b5e89ed5 118 /*@} */
6795c985 119
1da177e4
LT		 120 u32 clear_cmd;
121 u32 maccess;
122
0a3e67a4 123 atomic_t vbl_received; /**< Number of vblanks received. */
6795c985
DA		 124 wait_queue_head_t fence_queue;
125 atomic_t last_fence_retired;
126 u32 next_fence_to_post;
127
1da177e4
LT		 128 unsigned int fb_cpp;
129 unsigned int front_offset;
130 unsigned int front_pitch;
131 unsigned int back_offset;
132 unsigned int back_pitch;
133
134 unsigned int depth_cpp;
135 unsigned int depth_offset;
136 unsigned int depth_pitch;
137
138 unsigned int texture_offset;
139 unsigned int texture_size;
140
141 drm_local_map_t *sarea;
142 drm_local_map_t *mmio;
143 drm_local_map_t *status;
144 drm_local_map_t *warp;
145 drm_local_map_t *primary;
1da177e4 146 drm_local_map_t *agp_textures;
b5e89ed5 147
7ccf800e
DA		 148 unsigned long agp_handle;
149 unsigned int agp_size;
1da177e4
LT		 150} drm_mga_private_t;
151
c153f45f 152extern struct drm_ioctl_desc mga_ioctls[];
b3a83639
DA		 153extern int mga_max_ioctl;
154
1da177e4 155 /* mga_dma.c */
c153f45f
EA		 156extern int mga_dma_bootstrap(struct drm_device *dev, void *data,
157 struct drm_file *file_priv);
158extern int mga_dma_init(struct drm_device *dev, void *data,
159 struct drm_file *file_priv);
160extern int mga_dma_flush(struct drm_device *dev, void *data,
161 struct drm_file *file_priv);
162extern int mga_dma_reset(struct drm_device *dev, void *data,
163 struct drm_file *file_priv);
164extern int mga_dma_buffers(struct drm_device *dev, void *data,
165 struct drm_file *file_priv);
eddca551 166extern int mga_driver_load(struct drm_device *dev, unsigned long flags);
f2b2cb79
NK		 167extern int mga_driver_unload(struct drm_device *dev);
168extern void mga_driver_lastclose(struct drm_device *dev);
169extern int mga_driver_dma_quiescent(struct drm_device *dev);
6795c985 170
f2b2cb79 171extern int mga_do_wait_for_idle(drm_mga_private_t *dev_priv);
6795c985 172
f2b2cb79
NK		 173extern void mga_do_dma_flush(drm_mga_private_t *dev_priv);
174extern void mga_do_dma_wrap_start(drm_mga_private_t *dev_priv);
175extern void mga_do_dma_wrap_end(drm_mga_private_t *dev_priv);
1da177e4 176
f2b2cb79 177extern int mga_freelist_put(struct drm_device *dev, struct drm_buf *buf);
1da177e4
LT		 178
179 /* mga_warp.c */
f2b2cb79
NK		 180extern int mga_warp_install_microcode(drm_mga_private_t *dev_priv);
181extern int mga_warp_init(drm_mga_private_t *dev_priv);
6795c985
DA		 182
183 /* mga_irq.c */
0a3e67a4
JB		 184extern int mga_enable_vblank(struct drm_device *dev, int crtc);
185extern void mga_disable_vblank(struct drm_device *dev, int crtc);
186extern u32 mga_get_vblank_counter(struct drm_device *dev, int crtc);
f2b2cb79
NK		 187extern int mga_driver_fence_wait(struct drm_device *dev, unsigned int *sequence);
188extern int mga_driver_vblank_wait(struct drm_device *dev, unsigned int *sequence);
6795c985 189extern irqreturn_t mga_driver_irq_handler(DRM_IRQ_ARGS);
f2b2cb79 190extern void mga_driver_irq_preinstall(struct drm_device *dev);
0a3e67a4 191extern int mga_driver_irq_postinstall(struct drm_device *dev);
f2b2cb79 192extern void mga_driver_irq_uninstall(struct drm_device *dev);
8ca7c1df
DA		 193extern long mga_compat_ioctl(struct file *filp, unsigned int cmd,
194 unsigned long arg);
1da177e4
LT		 195
196#define mga_flush_write_combine() DRM_WRITEMEMORYBARRIER()
197
198#if defined(__linux__) && defined(__alpha__)
f2b2cb79
NK		 199#define MGA_BASE(reg) ((unsigned long)(dev_priv->mmio->handle))
200#define MGA_ADDR(reg) (MGA_BASE(reg) + reg)
1da177e4 201
f2b2cb79
NK		 202#define MGA_DEREF(reg) (*(volatile u32 *)MGA_ADDR(reg))
203#define MGA_DEREF8(reg) (*(volatile u8 *)MGA_ADDR(reg))
1da177e4 204
f2b2cb79
NK		 205#define MGA_READ(reg) (_MGA_READ((u32 *)MGA_ADDR(reg)))
206#define MGA_READ8(reg) (_MGA_READ((u8 *)MGA_ADDR(reg)))
207#define MGA_WRITE(reg, val) do { DRM_WRITEMEMORYBARRIER(); MGA_DEREF(reg) = val; } while (0)
208#define MGA_WRITE8(reg, val) do { DRM_WRITEMEMORYBARRIER(); MGA_DEREF8(reg) = val; } while (0)
1da177e4 209
f2b2cb79 210static inline u32 _MGA_READ(u32 *addr)
1da177e4
LT		 211{
212 DRM_MEMORYBARRIER();
213 return *(volatile u32 *)addr;
214}
215#else
f2b2cb79
NK		 216#define MGA_READ8(reg) DRM_READ8(dev_priv->mmio, (reg))
217#define MGA_READ(reg) DRM_READ32(dev_priv->mmio, (reg))
218#define MGA_WRITE8(reg, val) DRM_WRITE8(dev_priv->mmio, (reg), (val))
219#define MGA_WRITE(reg, val) DRM_WRITE32(dev_priv->mmio, (reg), (val))
1da177e4
LT		 220#endif
221
bc5f4523
DA		 222#define DWGREG0 0x1c00
223#define DWGREG0_END 0x1dff
1da177e4
LT		 224#define DWGREG1 0x2c00
225#define DWGREG1_END 0x2dff
226
227#define ISREG0(r) (r >= DWGREG0 && r <= DWGREG0_END)
228#define DMAREG0(r) (u8)((r - DWGREG0) >> 2)
229#define DMAREG1(r) (u8)(((r - DWGREG1) >> 2) | 0x80)
230#define DMAREG(r) (ISREG0(r) ? DMAREG0(r) : DMAREG1(r))
231
1da177e4
LT		 232/* ================================================================
233 * Helper macross...
234 */
235
f2b2cb79 236#define MGA_EMIT_STATE(dev_priv, dirty) \
1da177e4 237do { \
f2b2cb79
NK		 238 if ((dirty) & ~MGA_UPLOAD_CLIPRECTS) { \
239 if (dev_priv->chipset >= MGA_CARD_TYPE_G400) \
240 mga_g400_emit_state(dev_priv); \
241 else \
242 mga_g200_emit_state(dev_priv); \
1da177e4
LT		 243 } \
244} while (0)
245
f2b2cb79 246#define WRAP_TEST_WITH_RETURN(dev_priv) \
1da177e4 247do { \
f2b2cb79
NK		 248 if (test_bit(0, &dev_priv->prim.wrapped)) { \
249 if (mga_is_idle(dev_priv)) { \
250 mga_do_dma_wrap_end(dev_priv); \
251 } else if (dev_priv->prim.space < \
252 dev_priv->prim.high_mark) { \
253 if (MGA_DMA_DEBUG) \
254 DRM_INFO("wrap...\n"); \
255 return -EBUSY; \
1da177e4
LT		 256 } \
257 } \
258} while (0)
259
f2b2cb79 260#define WRAP_WAIT_WITH_RETURN(dev_priv) \
1da177e4 261do { \
f2b2cb79
NK		 262 if (test_bit(0, &dev_priv->prim.wrapped)) { \
263 if (mga_do_wait_for_idle(dev_priv) < 0) { \
264 if (MGA_DMA_DEBUG) \
265 DRM_INFO("wrap...\n"); \
266 return -EBUSY; \
1da177e4 267 } \
f2b2cb79 268 mga_do_dma_wrap_end(dev_priv); \
1da177e4
LT		 269 } \
270} while (0)
271
1da177e4
LT		 272/* ================================================================
273 * Primary DMA command stream
274 */
275
276#define MGA_VERBOSE 0
277
278#define DMA_LOCALS unsigned int write; volatile u8 *prim;
279
280#define DMA_BLOCK_SIZE (5 * sizeof(u32))
281
f2b2cb79 282#define BEGIN_DMA(n) \
1da177e4 283do { \
f2b2cb79
NK		 284 if (MGA_VERBOSE) { \
285 DRM_INFO("BEGIN_DMA(%d)\n", (n)); \
286 DRM_INFO(" space=0x%x req=0x%Zx\n", \
287 dev_priv->prim.space, (n) * DMA_BLOCK_SIZE); \
1da177e4
LT		 288 } \
289 prim = dev_priv->prim.start; \
290 write = dev_priv->prim.tail; \
291} while (0)
292
293#define BEGIN_DMA_WRAP() \
294do { \
f2b2cb79
NK		 295 if (MGA_VERBOSE) { \
296 DRM_INFO("BEGIN_DMA()\n"); \
297 DRM_INFO(" space=0x%x\n", dev_priv->prim.space); \
1da177e4
LT		 298 } \
299 prim = dev_priv->prim.start; \
300 write = dev_priv->prim.tail; \
301} while (0)
302
303#define ADVANCE_DMA() \
304do { \
305 dev_priv->prim.tail = write; \
f2b2cb79
NK		 306 if (MGA_VERBOSE) \
307 DRM_INFO("ADVANCE_DMA() tail=0x%05x sp=0x%x\n", \
308 write, dev_priv->prim.space); \
1da177e4
LT		 309} while (0)
310
311#define FLUSH_DMA() \
312do { \
f2b2cb79
NK		 313 if (0) { \
314 DRM_INFO("\n"); \
315 DRM_INFO(" tail=0x%06x head=0x%06lx\n", \
316 dev_priv->prim.tail, \
317 (unsigned long)(MGA_READ(MGA_PRIMADDRESS) - \
318 dev_priv->primary->offset)); \
1da177e4 319 } \
f2b2cb79
NK		 320 if (!test_bit(0, &dev_priv->prim.wrapped)) { \
321 if (dev_priv->prim.space < dev_priv->prim.high_mark) \
322 mga_do_dma_wrap_start(dev_priv); \
323 else \
324 mga_do_dma_flush(dev_priv); \
1da177e4
LT		 325 } \
326} while (0)
327
328/* Never use this, always use DMA_BLOCK(...) for primary DMA output.
329 */
f2b2cb79 330#define DMA_WRITE(offset, val) \
1da177e4 331do { \
f2b2cb79
NK		 332 if (MGA_VERBOSE) \
333 DRM_INFO(" DMA_WRITE( 0x%08x ) at 0x%04Zx\n", \
334 (u32)(val), write + (offset) * sizeof(u32)); \
1da177e4
LT		 335 *(volatile u32 *)(prim + write + (offset) * sizeof(u32)) = val; \
336} while (0)
337
f2b2cb79 338#define DMA_BLOCK(reg0, val0, reg1, val1, reg2, val2, reg3, val3) \
1da177e4 339do { \
f2b2cb79
NK		 340 DMA_WRITE(0, ((DMAREG(reg0) << 0) | \
341 (DMAREG(reg1) << 8) | \
342 (DMAREG(reg2) << 16) | \
343 (DMAREG(reg3) << 24))); \
344 DMA_WRITE(1, val0); \
345 DMA_WRITE(2, val1); \
346 DMA_WRITE(3, val2); \
347 DMA_WRITE(4, val3); \
1da177e4
LT		 348 write += DMA_BLOCK_SIZE; \
349} while (0)
350
1da177e4
LT		 351/* Buffer aging via primary DMA stream head pointer.
352 */
353
f2b2cb79 354#define SET_AGE(age, h, w) \
1da177e4
LT		 355do { \
356 (age)->head = h; \
357 (age)->wrap = w; \
358} while (0)
359
f2b2cb79
NK		 360#define TEST_AGE(age, h, w) ((age)->wrap < w || \
361 ((age)->wrap == w && \
362 (age)->head < h))
1da177e4 363
f2b2cb79 364#define AGE_BUFFER(buf_priv) \
1da177e4
LT		 365do { \
366 drm_mga_freelist_t *entry = (buf_priv)->list_entry; \
f2b2cb79 367 if ((buf_priv)->dispatched) { \
1da177e4
LT		 368 entry->age.head = (dev_priv->prim.tail + \
369 dev_priv->primary->offset); \
370 entry->age.wrap = dev_priv->sarea_priv->last_wrap; \
371 } else { \
372 entry->age.head = 0; \
373 entry->age.wrap = 0; \
374 } \
375} while (0)
376
1da177e4
LT		 377#define MGA_ENGINE_IDLE_MASK (MGA_SOFTRAPEN | \
378 MGA_DWGENGSTS | \
379 MGA_ENDPRDMASTS)
380#define MGA_DMA_IDLE_MASK (MGA_SOFTRAPEN | \
381 MGA_ENDPRDMASTS)
382
383#define MGA_DMA_DEBUG 0
384
1da177e4
LT		 385/* A reduced set of the mga registers.
386 */
387#define MGA_CRTC_INDEX 0x1fd4
388#define MGA_CRTC_DATA 0x1fd5
389
390/* CRTC11 */
391#define MGA_VINTCLR (1 << 4)
392#define MGA_VINTEN (1 << 5)
393
bc5f4523
DA		 394#define MGA_ALPHACTRL 0x2c7c
395#define MGA_AR0 0x1c60
396#define MGA_AR1 0x1c64
397#define MGA_AR2 0x1c68
398#define MGA_AR3 0x1c6c
399#define MGA_AR4 0x1c70
400#define MGA_AR5 0x1c74
401#define MGA_AR6 0x1c78
1da177e4
LT		 402
403#define MGA_CXBNDRY 0x1c80
bc5f4523 404#define MGA_CXLEFT 0x1ca0
1da177e4
LT		 405#define MGA_CXRIGHT 0x1ca4
406
bc5f4523
DA		 407#define MGA_DMAPAD 0x1c54
408#define MGA_DSTORG 0x2cb8
409#define MGA_DWGCTL 0x1c00
1da177e4
LT		 410# define MGA_OPCOD_MASK (15 << 0)
411# define MGA_OPCOD_TRAP (4 << 0)
412# define MGA_OPCOD_TEXTURE_TRAP (6 << 0)
413# define MGA_OPCOD_BITBLT (8 << 0)
414# define MGA_OPCOD_ILOAD (9 << 0)
415# define MGA_ATYPE_MASK (7 << 4)
416# define MGA_ATYPE_RPL (0 << 4)
417# define MGA_ATYPE_RSTR (1 << 4)
418# define MGA_ATYPE_ZI (3 << 4)
419# define MGA_ATYPE_BLK (4 << 4)
420# define MGA_ATYPE_I (7 << 4)
421# define MGA_LINEAR (1 << 7)
422# define MGA_ZMODE_MASK (7 << 8)
423# define MGA_ZMODE_NOZCMP (0 << 8)
424# define MGA_ZMODE_ZE (2 << 8)
425# define MGA_ZMODE_ZNE (3 << 8)
426# define MGA_ZMODE_ZLT (4 << 8)
427# define MGA_ZMODE_ZLTE (5 << 8)
428# define MGA_ZMODE_ZGT (6 << 8)
429# define MGA_ZMODE_ZGTE (7 << 8)
430# define MGA_SOLID (1 << 11)
431# define MGA_ARZERO (1 << 12)
432# define MGA_SGNZERO (1 << 13)
433# define MGA_SHIFTZERO (1 << 14)
434# define MGA_BOP_MASK (15 << 16)
435# define MGA_BOP_ZERO (0 << 16)
436# define MGA_BOP_DST (10 << 16)
437# define MGA_BOP_SRC (12 << 16)
438# define MGA_BOP_ONE (15 << 16)
439# define MGA_TRANS_SHIFT 20
440# define MGA_TRANS_MASK (15 << 20)
441# define MGA_BLTMOD_MASK (15 << 25)
442# define MGA_BLTMOD_BMONOLEF (0 << 25)
443# define MGA_BLTMOD_BMONOWF (4 << 25)
444# define MGA_BLTMOD_PLAN (1 << 25)
445# define MGA_BLTMOD_BFCOL (2 << 25)
446# define MGA_BLTMOD_BU32BGR (3 << 25)
447# define MGA_BLTMOD_BU32RGB (7 << 25)
448# define MGA_BLTMOD_BU24BGR (11 << 25)
449# define MGA_BLTMOD_BU24RGB (15 << 25)
450# define MGA_PATTERN (1 << 29)
451# define MGA_TRANSC (1 << 30)
452# define MGA_CLIPDIS (1 << 31)
453#define MGA_DWGSYNC 0x2c4c
454
bc5f4523
DA		 455#define MGA_FCOL 0x1c24
456#define MGA_FIFOSTATUS 0x1e10
457#define MGA_FOGCOL 0x1cf4
1da177e4 458#define MGA_FXBNDRY 0x1c84
bc5f4523 459#define MGA_FXLEFT 0x1ca8
1da177e4
LT		 460#define MGA_FXRIGHT 0x1cac
461
bc5f4523 462#define MGA_ICLEAR 0x1e18
1da177e4
LT		 463# define MGA_SOFTRAPICLR (1 << 0)
464# define MGA_VLINEICLR (1 << 5)
bc5f4523 465#define MGA_IEN 0x1e1c
1da177e4
LT		 466# define MGA_SOFTRAPIEN (1 << 0)
467# define MGA_VLINEIEN (1 << 5)
468
bc5f4523 469#define MGA_LEN 0x1c5c
1da177e4
LT		 470
471#define MGA_MACCESS 0x1c04
472
bc5f4523
DA		 473#define MGA_PITCH 0x1c8c
474#define MGA_PLNWT 0x1c1c
475#define MGA_PRIMADDRESS 0x1e58
1da177e4
LT		 476# define MGA_DMA_GENERAL (0 << 0)
477# define MGA_DMA_BLIT (1 << 0)
478# define MGA_DMA_VECTOR (2 << 0)
479# define MGA_DMA_VERTEX (3 << 0)
480#define MGA_PRIMEND 0x1e5c
481# define MGA_PRIMNOSTART (1 << 0)
482# define MGA_PAGPXFER (1 << 1)
483#define MGA_PRIMPTR 0x1e50
484# define MGA_PRIMPTREN0 (1 << 0)
485# define MGA_PRIMPTREN1 (1 << 1)
486
bc5f4523 487#define MGA_RST 0x1e40
1da177e4
LT		 488# define MGA_SOFTRESET (1 << 0)
489# define MGA_SOFTEXTRST (1 << 1)
490
bc5f4523
DA		 491#define MGA_SECADDRESS 0x2c40
492#define MGA_SECEND 0x2c44
493#define MGA_SETUPADDRESS 0x2cd0
494#define MGA_SETUPEND 0x2cd4
1da177e4
LT		 495#define MGA_SGN 0x1c58
496#define MGA_SOFTRAP 0x2c48
bc5f4523 497#define MGA_SRCORG 0x2cb4
1da177e4
LT		 498# define MGA_SRMMAP_MASK (1 << 0)
499# define MGA_SRCMAP_FB (0 << 0)
500# define MGA_SRCMAP_SYSMEM (1 << 0)
501# define MGA_SRCACC_MASK (1 << 1)
502# define MGA_SRCACC_PCI (0 << 1)
503# define MGA_SRCACC_AGP (1 << 1)
bc5f4523 504#define MGA_STATUS 0x1e14
1da177e4
LT		 505# define MGA_SOFTRAPEN (1 << 0)
506# define MGA_VSYNCPEN (1 << 4)
507# define MGA_VLINEPEN (1 << 5)
508# define MGA_DWGENGSTS (1 << 16)
509# define MGA_ENDPRDMASTS (1 << 17)
510#define MGA_STENCIL 0x2cc8
bc5f4523 511#define MGA_STENCILCTL 0x2ccc
1da177e4 512
bc5f4523
DA		 513#define MGA_TDUALSTAGE0 0x2cf8
514#define MGA_TDUALSTAGE1 0x2cfc
515#define MGA_TEXBORDERCOL 0x2c5c
516#define MGA_TEXCTL 0x2c30
1da177e4
LT		 517#define MGA_TEXCTL2 0x2c3c
518# define MGA_DUALTEX (1 << 7)
519# define MGA_G400_TC2_MAGIC (1 << 15)
520# define MGA_MAP1_ENABLE (1 << 31)
bc5f4523
DA		 521#define MGA_TEXFILTER 0x2c58
522#define MGA_TEXHEIGHT 0x2c2c
523#define MGA_TEXORG 0x2c24
1da177e4
LT		 524# define MGA_TEXORGMAP_MASK (1 << 0)
525# define MGA_TEXORGMAP_FB (0 << 0)
526# define MGA_TEXORGMAP_SYSMEM (1 << 0)
527# define MGA_TEXORGACC_MASK (1 << 1)
528# define MGA_TEXORGACC_PCI (0 << 1)
529# define MGA_TEXORGACC_AGP (1 << 1)
530#define MGA_TEXORG1 0x2ca4
531#define MGA_TEXORG2 0x2ca8
532#define MGA_TEXORG3 0x2cac
533#define MGA_TEXORG4 0x2cb0
bc5f4523
DA		 534#define MGA_TEXTRANS 0x2c34
535#define MGA_TEXTRANSHIGH 0x2c38
536#define MGA_TEXWIDTH 0x2c28
537
538#define MGA_WACCEPTSEQ 0x1dd4
539#define MGA_WCODEADDR 0x1e6c
540#define MGA_WFLAG 0x1dc4
541#define MGA_WFLAG1 0x1de0
1da177e4 542#define MGA_WFLAGNB 0x1e64
bc5f4523 543#define MGA_WFLAGNB1 0x1e08
1da177e4 544#define MGA_WGETMSB 0x1dc8
bc5f4523 545#define MGA_WIADDR 0x1dc0
1da177e4
LT		 546#define MGA_WIADDR2 0x1dd8
547# define MGA_WMODE_SUSPEND (0 << 0)
548# define MGA_WMODE_RESUME (1 << 0)
549# define MGA_WMODE_JUMP (2 << 0)
550# define MGA_WMODE_START (3 << 0)
551# define MGA_WAGP_ENABLE (1 << 2)
bc5f4523 552#define MGA_WMISC 0x1e70
1da177e4
LT		 553# define MGA_WUCODECACHE_ENABLE (1 << 0)
554# define MGA_WMASTER_ENABLE (1 << 1)
555# define MGA_WCACHEFLUSH_ENABLE (1 << 3)
556#define MGA_WVRTXSZ 0x1dcc
557
bc5f4523
DA		 558#define MGA_YBOT 0x1c9c
559#define MGA_YDST 0x1c90
1da177e4
LT		 560#define MGA_YDSTLEN 0x1c88
561#define MGA_YDSTORG 0x1c94
bc5f4523 562#define MGA_YTOP 0x1c98
1da177e4 563
bc5f4523 564#define MGA_ZORG 0x1c0c
1da177e4
LT		 565
566/* This finishes the current batch of commands
567 */
bc5f4523 568#define MGA_EXEC 0x0100
1da177e4 569
6795c985
DA		 570/* AGP PLL encoding (for G200 only).
571 */
bc5f4523 572#define MGA_AGP_PLL 0x1e4c
6795c985
DA		 573# define MGA_AGP2XPLL_DISABLE (0 << 0)
574# define MGA_AGP2XPLL_ENABLE (1 << 0)
575
1da177e4
LT		 576/* Warp registers
577 */
578#define MGA_WR0 0x2d00
579#define MGA_WR1 0x2d04
580#define MGA_WR2 0x2d08
581#define MGA_WR3 0x2d0c
582#define MGA_WR4 0x2d10
583#define MGA_WR5 0x2d14
584#define MGA_WR6 0x2d18
585#define MGA_WR7 0x2d1c
586#define MGA_WR8 0x2d20
587#define MGA_WR9 0x2d24
588#define MGA_WR10 0x2d28
589#define MGA_WR11 0x2d2c
590#define MGA_WR12 0x2d30
591#define MGA_WR13 0x2d34
592#define MGA_WR14 0x2d38
593#define MGA_WR15 0x2d3c
594#define MGA_WR16 0x2d40
595#define MGA_WR17 0x2d44
596#define MGA_WR18 0x2d48
597#define MGA_WR19 0x2d4c
598#define MGA_WR20 0x2d50
599#define MGA_WR21 0x2d54
600#define MGA_WR22 0x2d58
601#define MGA_WR23 0x2d5c
602#define MGA_WR24 0x2d60
603#define MGA_WR25 0x2d64
604#define MGA_WR26 0x2d68
605#define MGA_WR27 0x2d6c
606#define MGA_WR28 0x2d70
607#define MGA_WR29 0x2d74
608#define MGA_WR30 0x2d78
609#define MGA_WR31 0x2d7c
610#define MGA_WR32 0x2d80
611#define MGA_WR33 0x2d84
612#define MGA_WR34 0x2d88
613#define MGA_WR35 0x2d8c
614#define MGA_WR36 0x2d90
615#define MGA_WR37 0x2d94
616#define MGA_WR38 0x2d98
617#define MGA_WR39 0x2d9c
618#define MGA_WR40 0x2da0
619#define MGA_WR41 0x2da4
620#define MGA_WR42 0x2da8
621#define MGA_WR43 0x2dac
622#define MGA_WR44 0x2db0
623#define MGA_WR45 0x2db4
624#define MGA_WR46 0x2db8
625#define MGA_WR47 0x2dbc
626#define MGA_WR48 0x2dc0
627#define MGA_WR49 0x2dc4
628#define MGA_WR50 0x2dc8
629#define MGA_WR51 0x2dcc
630#define MGA_WR52 0x2dd0
631#define MGA_WR53 0x2dd4
632#define MGA_WR54 0x2dd8
633#define MGA_WR55 0x2ddc
634#define MGA_WR56 0x2de0
635#define MGA_WR57 0x2de4
636#define MGA_WR58 0x2de8
637#define MGA_WR59 0x2dec
638#define MGA_WR60 0x2df0
639#define MGA_WR61 0x2df4
640#define MGA_WR62 0x2df8
641#define MGA_WR63 0x2dfc
642# define MGA_G400_WR_MAGIC (1 << 6)
643# define MGA_G400_WR56_MAGIC 0x46480000 /* 12800.0f */
644
1da177e4
LT		 645#define MGA_ILOAD_ALIGN 64
646#define MGA_ILOAD_MASK (MGA_ILOAD_ALIGN - 1)
647
648#define MGA_DWGCTL_FLUSH (MGA_OPCOD_TEXTURE_TRAP | \
649 MGA_ATYPE_I | \
650 MGA_ZMODE_NOZCMP | \
651 MGA_ARZERO | \
652 MGA_SGNZERO | \
653 MGA_BOP_SRC | \
654 (15 << MGA_TRANS_SHIFT))
655
656#define MGA_DWGCTL_CLEAR (MGA_OPCOD_TRAP | \
657 MGA_ZMODE_NOZCMP | \
658 MGA_SOLID | \
659 MGA_ARZERO | \
660 MGA_SGNZERO | \
661 MGA_SHIFTZERO | \
662 MGA_BOP_SRC | \
663 (0 << MGA_TRANS_SHIFT) | \
664 MGA_BLTMOD_BMONOLEF | \
665 MGA_TRANSC | \
666 MGA_CLIPDIS)
667
668#define MGA_DWGCTL_COPY (MGA_OPCOD_BITBLT | \
669 MGA_ATYPE_RPL | \
670 MGA_SGNZERO | \
671 MGA_SHIFTZERO | \
672 MGA_BOP_SRC | \
673 (0 << MGA_TRANS_SHIFT) | \
674 MGA_BLTMOD_BFCOL | \
675 MGA_CLIPDIS)
676
677/* Simple idle test.
678 */
f2b2cb79 679static __inline__ int mga_is_idle(drm_mga_private_t *dev_priv)
1da177e4 680{
b5e89ed5
DA		 681 u32 status = MGA_READ(MGA_STATUS) & MGA_ENGINE_IDLE_MASK;
682 return (status == MGA_ENDPRDMASTS);
1da177e4
LT		 683}
684
685#endif
Clone of davem's net-next-2.6 tree