]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/gpu/drm/i915/i915_drv.h
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: Fix render reclock availability detection.
[net-next-2.6.git] / drivers / gpu / drm / i915 / i915_drv.h
CommitLineData
1da177e4
LT		 1/* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
2 */
0d6aa60b 3/*
bc54fd1a 4 *
1da177e4
LT		 5 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
6 * All Rights Reserved.
bc54fd1a
DA		 7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the
10 * "Software"), to deal in the Software without restriction, including
11 * without limitation the rights to use, copy, modify, merge, publish,
12 * distribute, sub license, and/or sell copies of the Software, and to
13 * permit persons to whom the Software is furnished to do so, subject to
14 * the following conditions:
15 *
16 * The above copyright notice and this permission notice (including the
17 * next paragraph) shall be included in all copies or substantial portions
18 * of the Software.
19 *
20 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
21 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
22 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
23 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
24 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
25 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
26 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
27 *
0d6aa60b 28 */
1da177e4
LT		 29
30#ifndef _I915_DRV_H_
31#define _I915_DRV_H_
32
585fb111 33#include "i915_reg.h"
79e53945 34#include "intel_bios.h"
0839ccb8 35#include <linux/io-mapping.h>
585fb111 36
1da177e4
LT		 37/* General customization:
38 */
39
40#define DRIVER_AUTHOR "Tungsten Graphics, Inc."
41
42#define DRIVER_NAME "i915"
43#define DRIVER_DESC "Intel Graphics"
673a394b 44#define DRIVER_DATE "20080730"
1da177e4 45
317c35d1
JB		 46enum pipe {
47 PIPE_A = 0,
48 PIPE_B,
49};
50
80824003
JB		 51enum plane {
52 PLANE_A = 0,
53 PLANE_B,
54};
55
52440211
KP		 56#define I915_NUM_PIPE 2
57
1da177e4
LT		 58/* Interface history:
59 *
60 * 1.1: Original.
0d6aa60b
DA		 61 * 1.2: Add Power Management
62 * 1.3: Add vblank support
de227f5f 63 * 1.4: Fix cmdbuffer path, add heap destroy
702880f2 64 * 1.5: Add vblank pipe configuration
2228ed67
MD		 65 * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
66 * - Support vertical blank on secondary display pipe
1da177e4
LT		 67 */
68#define DRIVER_MAJOR 1
2228ed67 69#define DRIVER_MINOR 6
1da177e4
LT		 70#define DRIVER_PATCHLEVEL 0
71
673a394b
EA		 72#define WATCH_COHERENCY 0
73#define WATCH_BUF 0
74#define WATCH_EXEC 0
75#define WATCH_LRU 0
76#define WATCH_RELOC 0
77#define WATCH_INACTIVE 0
78#define WATCH_PWRITE 0
79
71acb5eb
DA		 80#define I915_GEM_PHYS_CURSOR_0 1
81#define I915_GEM_PHYS_CURSOR_1 2
82#define I915_GEM_PHYS_OVERLAY_REGS 3
83#define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS)
84
85struct drm_i915_gem_phys_object {
86 int id;
87 struct page **page_list;
88 drm_dma_handle_t *handle;
89 struct drm_gem_object *cur_obj;
90};
91
1da177e4 92typedef struct _drm_i915_ring_buffer {
1da177e4
LT		 93 unsigned long Size;
94 u8 *virtual_start;
95 int head;
96 int tail;
97 int space;
98 drm_local_map_t map;
673a394b 99 struct drm_gem_object *ring_obj;
1da177e4
LT		 100} drm_i915_ring_buffer_t;
101
102struct mem_block {
103 struct mem_block *next;
104 struct mem_block *prev;
105 int start;
106 int size;
6c340eac 107 struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */
1da177e4
LT		 108};
109
0a3e67a4
JB		 110struct opregion_header;
111struct opregion_acpi;
112struct opregion_swsci;
113struct opregion_asle;
114
8ee1c3db
MG		 115struct intel_opregion {
116 struct opregion_header *header;
117 struct opregion_acpi *acpi;
118 struct opregion_swsci *swsci;
119 struct opregion_asle *asle;
120 int enabled;
121};
122
7c1c2871
DA		 123struct drm_i915_master_private {
124 drm_local_map_t *sarea;
125 struct _drm_i915_sarea *sarea_priv;
126};
de151cf6
JB		 127#define I915_FENCE_REG_NONE -1
128
129struct drm_i915_fence_reg {
130 struct drm_gem_object *obj;
131};
7c1c2871 132
9b9d172d 133struct sdvo_device_mapping {
134 u8 dvo_port;
135 u8 slave_addr;
136 u8 dvo_wiring;
137 u8 initialized;
138};
139
63eeaf38
JB		 140struct drm_i915_error_state {
141 u32 eir;
142 u32 pgtbl_er;
143 u32 pipeastat;
144 u32 pipebstat;
145 u32 ipeir;
146 u32 ipehr;
147 u32 instdone;
148 u32 acthd;
149 u32 instpm;
150 u32 instps;
151 u32 instdone1;
152 u32 seqno;
153 struct timeval time;
154};
155
e70236a8
JB		 156struct drm_i915_display_funcs {
157 void (*dpms)(struct drm_crtc *crtc, int mode);
158 bool (*fbc_enabled)(struct drm_crtc *crtc);
159 void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval);
160 void (*disable_fbc)(struct drm_device *dev);
161 int (*get_display_clock_speed)(struct drm_device *dev);
162 int (*get_fifo_size)(struct drm_device *dev, int plane);
163 void (*update_wm)(struct drm_device *dev, int planea_clock,
164 int planeb_clock, int sr_hdisplay, int pixel_size);
165 /* clock updates for mode set */
166 /* cursor updates */
167 /* render clock increase/decrease */
168 /* display clock increase/decrease */
169 /* pll clock increase/decrease */
170 /* clock gating init */
171};
172
1da177e4 173typedef struct drm_i915_private {
673a394b
EA		 174 struct drm_device *dev;
175
ac5c4e76
DA		 176 int has_gem;
177
3043c60c 178 void __iomem *regs;
1da177e4 179
ec2a4c3f 180 struct pci_dev *bridge_dev;
1da177e4
LT		 181 drm_i915_ring_buffer_t ring;
182
9c8da5eb 183 drm_dma_handle_t *status_page_dmah;
1da177e4 184 void *hw_status_page;
1da177e4 185 dma_addr_t dma_status_page;
0a3e67a4 186 uint32_t counter;
dc7a9319
WZ		 187 unsigned int status_gfx_addr;
188 drm_local_map_t hws_map;
673a394b 189 struct drm_gem_object *hws_obj;
1da177e4 190
d7658989
JB		 191 struct resource mch_res;
192
a6b54f3f 193 unsigned int cpp;
1da177e4
LT		 194 int back_offset;
195 int front_offset;
196 int current_page;
197 int page_flipping;
1da177e4
LT		 198
199 wait_queue_head_t irq_queue;
200 atomic_t irq_received;
ed4cb414
EA		 201 /** Protects user_irq_refcount and irq_mask_reg */
202 spinlock_t user_irq_lock;
203 /** Refcount for i915_user_irq_get() versus i915_user_irq_put(). */
204 int user_irq_refcount;
9d34e5db 205 u32 trace_irq_seqno;
ed4cb414
EA		 206 /** Cached value of IMR to avoid reads in updating the bitfield */
207 u32 irq_mask_reg;
7c463586 208 u32 pipestat[2];
036a4a7d
ZW		 209 /** splitted irq regs for graphics and display engine on IGDNG,
210 irq_mask_reg is still used for display irq. */
211 u32 gt_irq_mask_reg;
212 u32 gt_irq_enable_reg;
213 u32 de_irq_enable_reg;
1da177e4 214
5ca58282
JB		 215 u32 hotplug_supported_mask;
216 struct work_struct hotplug_work;
217
1da177e4
LT		 218 int tex_lru_log_granularity;
219 int allow_batchbuffer;
220 struct mem_block *agp_heap;
0d6aa60b 221 unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds;
702880f2 222 int vblank_pipe;
a6b54f3f 223
f65d9421
BG		 224 /* For hangcheck timer */
225#define DRM_I915_HANGCHECK_PERIOD 75 /* in jiffies */
226 struct timer_list hangcheck_timer;
227 int hangcheck_count;
228 uint32_t last_acthd;
229
79e53945
JB		 230 bool cursor_needs_physical;
231
232 struct drm_mm vram;
233
80824003
JB		 234 unsigned long cfb_size;
235 unsigned long cfb_pitch;
236 int cfb_fence;
237 int cfb_plane;
238
79e53945
JB		 239 int irq_enabled;
240
8ee1c3db
MG		 241 struct intel_opregion opregion;
242
79e53945
JB		 243 /* LVDS info */
244 int backlight_duty_cycle; /* restore backlight to this value */
245 bool panel_wants_dither;
246 struct drm_display_mode *panel_fixed_mode;
88631706
ML		 247 struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
248 struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */
79e53945
JB		 249
250 /* Feature bits from the VBIOS */
95281e35
HE		 251 unsigned int int_tv_support:1;
252 unsigned int lvds_dither:1;
253 unsigned int lvds_vbt:1;
254 unsigned int int_crt_support:1;
43565a06 255 unsigned int lvds_use_ssc:1;
32f9d658 256 unsigned int edp_support:1;
43565a06 257 int lvds_ssc_freq;
79e53945 258
c1c7af60
JB		 259 struct notifier_block lid_notifier;
260
db545019 261 int crt_ddc_bus; /* -1 = unknown, else GPIO to use for CRT DDC */
de151cf6
JB		 262 struct drm_i915_fence_reg fence_regs[16]; /* assume 965 */
263 int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */
264 int num_fence_regs; /* 8 on pre-965, 16 otherwise */
265
7662c8bd
SL		 266 unsigned int fsb_freq, mem_freq;
267
63eeaf38
JB		 268 spinlock_t error_lock;
269 struct drm_i915_error_state *first_error;
8a905236 270 struct work_struct error_work;
9c9fe1f8 271 struct workqueue_struct *wq;
63eeaf38 272
e70236a8
JB		 273 /* Display functions */
274 struct drm_i915_display_funcs display;
275
ba8bbcf6 276 /* Register state */
06891e27 277 bool suspended;
ba8bbcf6
JB		 278 u8 saveLBB;
279 u32 saveDSPACNTR;
280 u32 saveDSPBCNTR;
e948e994 281 u32 saveDSPARB;
881ee988 282 u32 saveRENDERSTANDBY;
461cba2d 283 u32 saveHWS;
ba8bbcf6
JB		 284 u32 savePIPEACONF;
285 u32 savePIPEBCONF;
286 u32 savePIPEASRC;
287 u32 savePIPEBSRC;
288 u32 saveFPA0;
289 u32 saveFPA1;
290 u32 saveDPLL_A;
291 u32 saveDPLL_A_MD;
292 u32 saveHTOTAL_A;
293 u32 saveHBLANK_A;
294 u32 saveHSYNC_A;
295 u32 saveVTOTAL_A;
296 u32 saveVBLANK_A;
297 u32 saveVSYNC_A;
298 u32 saveBCLRPAT_A;
0da3ea12 299 u32 savePIPEASTAT;
ba8bbcf6
JB		 300 u32 saveDSPASTRIDE;
301 u32 saveDSPASIZE;
302 u32 saveDSPAPOS;
585fb111 303 u32 saveDSPAADDR;
ba8bbcf6
JB		 304 u32 saveDSPASURF;
305 u32 saveDSPATILEOFF;
306 u32 savePFIT_PGM_RATIOS;
307 u32 saveBLC_PWM_CTL;
308 u32 saveBLC_PWM_CTL2;
309 u32 saveFPB0;
310 u32 saveFPB1;
311 u32 saveDPLL_B;
312 u32 saveDPLL_B_MD;
313 u32 saveHTOTAL_B;
314 u32 saveHBLANK_B;
315 u32 saveHSYNC_B;
316 u32 saveVTOTAL_B;
317 u32 saveVBLANK_B;
318 u32 saveVSYNC_B;
319 u32 saveBCLRPAT_B;
0da3ea12 320 u32 savePIPEBSTAT;
ba8bbcf6
JB		 321 u32 saveDSPBSTRIDE;
322 u32 saveDSPBSIZE;
323 u32 saveDSPBPOS;
585fb111 324 u32 saveDSPBADDR;
ba8bbcf6
JB		 325 u32 saveDSPBSURF;
326 u32 saveDSPBTILEOFF;
585fb111
JB		 327 u32 saveVGA0;
328 u32 saveVGA1;
329 u32 saveVGA_PD;
ba8bbcf6
JB		 330 u32 saveVGACNTRL;
331 u32 saveADPA;
332 u32 saveLVDS;
585fb111
JB		 333 u32 savePP_ON_DELAYS;
334 u32 savePP_OFF_DELAYS;
ba8bbcf6
JB		 335 u32 saveDVOA;
336 u32 saveDVOB;
337 u32 saveDVOC;
338 u32 savePP_ON;
339 u32 savePP_OFF;
340 u32 savePP_CONTROL;
585fb111 341 u32 savePP_DIVISOR;
ba8bbcf6
JB		 342 u32 savePFIT_CONTROL;
343 u32 save_palette_a[256];
344 u32 save_palette_b[256];
06027f91 345 u32 saveDPFC_CB_BASE;
ba8bbcf6
JB		 346 u32 saveFBC_CFB_BASE;
347 u32 saveFBC_LL_BASE;
348 u32 saveFBC_CONTROL;
349 u32 saveFBC_CONTROL2;
0da3ea12
JB		 350 u32 saveIER;
351 u32 saveIIR;
352 u32 saveIMR;
1f84e550 353 u32 saveCACHE_MODE_0;
e948e994 354 u32 saveD_STATE;
652c393a 355 u32 saveDSPCLK_GATE_D;
1f84e550 356 u32 saveMI_ARB_STATE;
ba8bbcf6
JB		 357 u32 saveSWF0[16];
358 u32 saveSWF1[16];
359 u32 saveSWF2[3];
360 u8 saveMSR;
361 u8 saveSR[8];
123f794f 362 u8 saveGR[25];
ba8bbcf6 363 u8 saveAR_INDEX;
a59e122a 364 u8 saveAR[21];
ba8bbcf6 365 u8 saveDACMASK;
a59e122a 366 u8 saveCR[37];
79f11c19 367 uint64_t saveFENCE[16];
1fd1c624
EA		 368 u32 saveCURACNTR;
369 u32 saveCURAPOS;
370 u32 saveCURABASE;
371 u32 saveCURBCNTR;
372 u32 saveCURBPOS;
373 u32 saveCURBBASE;
374 u32 saveCURSIZE;
a4fc5ed6
KP		 375 u32 saveDP_B;
376 u32 saveDP_C;
377 u32 saveDP_D;
378 u32 savePIPEA_GMCH_DATA_M;
379 u32 savePIPEB_GMCH_DATA_M;
380 u32 savePIPEA_GMCH_DATA_N;
381 u32 savePIPEB_GMCH_DATA_N;
382 u32 savePIPEA_DP_LINK_M;
383 u32 savePIPEB_DP_LINK_M;
384 u32 savePIPEA_DP_LINK_N;
385 u32 savePIPEB_DP_LINK_N;
673a394b
EA		 386
387 struct {
388 struct drm_mm gtt_space;
389
0839ccb8 390 struct io_mapping *gtt_mapping;
ab657db1 391 int gtt_mtrr;
0839ccb8 392
31169714
CW		 393 /**
394 * Membership on list of all loaded devices, used to evict
395 * inactive buffers under memory pressure.
396 *
397 * Modifications should only be done whilst holding the
398 * shrink_list_lock spinlock.
399 */
400 struct list_head shrink_list;
401
673a394b
EA		 402 /**
403 * List of objects currently involved in rendering from the
404 * ringbuffer.
405 *
ce44b0ea
EA		 406 * Includes buffers having the contents of their GPU caches
407 * flushed, not necessarily primitives. last_rendering_seqno
408 * represents when the rendering involved will be completed.
409 *
673a394b
EA		 410 * A reference is held on the buffer while on this list.
411 */
5e118f41 412 spinlock_t active_list_lock;
673a394b
EA		 413 struct list_head active_list;
414
415 /**
416 * List of objects which are not in the ringbuffer but which
417 * still have a write_domain which needs to be flushed before
418 * unbinding.
419 *
ce44b0ea
EA		 420 * last_rendering_seqno is 0 while an object is in this list.
421 *
673a394b
EA		 422 * A reference is held on the buffer while on this list.
423 */
424 struct list_head flushing_list;
425
426 /**
427 * LRU list of objects which are not in the ringbuffer and
428 * are ready to unbind, but are still in the GTT.
429 *
ce44b0ea
EA		 430 * last_rendering_seqno is 0 while an object is in this list.
431 *
673a394b
EA		 432 * A reference is not held on the buffer while on this list,
433 * as merely being GTT-bound shouldn't prevent its being
434 * freed, and we'll pull it off the list in the free path.
435 */
436 struct list_head inactive_list;
437
a09ba7fa
EA		 438 /** LRU list of objects with fence regs on them. */
439 struct list_head fence_list;
440
673a394b
EA		 441 /**
442 * List of breadcrumbs associated with GPU requests currently
443 * outstanding.
444 */
445 struct list_head request_list;
446
447 /**
448 * We leave the user IRQ off as much as possible,
449 * but this means that requests will finish and never
450 * be retired once the system goes idle. Set a timer to
451 * fire periodically while the ring is running. When it
452 * fires, go retire requests.
453 */
454 struct delayed_work retire_work;
455
456 uint32_t next_gem_seqno;
457
458 /**
459 * Waiting sequence number, if any
460 */
461 uint32_t waiting_gem_seqno;
462
463 /**
464 * Last seq seen at irq time
465 */
466 uint32_t irq_gem_seqno;
467
468 /**
469 * Flag if the X Server, and thus DRM, is not currently in
470 * control of the device.
471 *
472 * This is set between LeaveVT and EnterVT. It needs to be
473 * replaced with a semaphore. It also needs to be
474 * transitioned away from for kernel modesetting.
475 */
476 int suspended;
477
478 /**
479 * Flag if the hardware appears to be wedged.
480 *
481 * This is set when attempts to idle the device timeout.
482 * It prevents command submission from occuring and makes
483 * every pending request fail
484 */
ba1234d1 485 atomic_t wedged;
673a394b
EA		 486
487 /** Bit 6 swizzling required for X tiling */
488 uint32_t bit_6_swizzle_x;
489 /** Bit 6 swizzling required for Y tiling */
490 uint32_t bit_6_swizzle_y;
71acb5eb
DA		 491
492 /* storage for physical objects */
493 struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT];
673a394b 494 } mm;
9b9d172d 495 struct sdvo_device_mapping sdvo_mappings[2];
a3e17eb8
ZY		 496 /* indicate whether the LVDS_BORDER should be enabled or not */
497 unsigned int lvds_border_bits;
652c393a
JB		 498
499 /* Reclocking support */
500 bool render_reclock_avail;
501 bool lvds_downclock_avail;
502 struct work_struct idle_work;
503 struct timer_list idle_timer;
504 bool busy;
505 u16 orig_clock;
1da177e4
LT		 506} drm_i915_private_t;
507
673a394b
EA		 508/** driver private structure attached to each drm_gem_object */
509struct drm_i915_gem_object {
510 struct drm_gem_object *obj;
511
512 /** Current space allocated to this object in the GTT, if any. */
513 struct drm_mm_node *gtt_space;
514
515 /** This object's place on the active/flushing/inactive lists */
516 struct list_head list;
517
a09ba7fa
EA		 518 /** This object's place on the fenced object LRU */
519 struct list_head fence_list;
520
673a394b
EA		 521 /**
522 * This is set if the object is on the active or flushing lists
523 * (has pending rendering), and is not set if it's on inactive (ready
524 * to be unbound).
525 */
526 int active;
527
528 /**
529 * This is set if the object has been written to since last bound
530 * to the GTT
531 */
532 int dirty;
533
534 /** AGP memory structure for our GTT binding. */
535 DRM_AGP_MEM *agp_mem;
536
856fa198
EA		 537 struct page **pages;
538 int pages_refcount;
673a394b
EA		 539
540 /**
541 * Current offset of the object in GTT space.
542 *
543 * This is the same as gtt_space->start
544 */
545 uint32_t gtt_offset;
e67b8ce1 546
de151cf6
JB		 547 /**
548 * Fake offset for use by mmap(2)
549 */
550 uint64_t mmap_offset;
551
552 /**
553 * Fence register bits (if any) for this object. Will be set
554 * as needed when mapped into the GTT.
555 * Protected by dev->struct_mutex.
556 */
557 int fence_reg;
673a394b 558
673a394b
EA		 559 /** How many users have pinned this object in GTT space */
560 int pin_count;
561
562 /** Breadcrumb of last rendering to the buffer. */
563 uint32_t last_rendering_seqno;
564
565 /** Current tiling mode for the object. */
566 uint32_t tiling_mode;
de151cf6 567 uint32_t stride;
673a394b 568
280b713b
EA		 569 /** Record of address bit 17 of each page at last unbind. */
570 long *bit_17;
571
ba1eb1d8
KP		 572 /** AGP mapping type (AGP_USER_MEMORY or AGP_USER_CACHED_MEMORY */
573 uint32_t agp_type;
574
673a394b 575 /**
e47c68e9
EA		 576 * If present, while GEM_DOMAIN_CPU is in the read domain this array
577 * flags which individual pages are valid.
673a394b
EA		 578 */
579 uint8_t *page_cpu_valid;
79e53945
JB		 580
581 /** User space pin count and filp owning the pin */
582 uint32_t user_pin_count;
583 struct drm_file *pin_filp;
71acb5eb
DA		 584
585 /** for phy allocated objects */
586 struct drm_i915_gem_phys_object *phys_obj;
b70d11da
KH		 587
588 /**
589 * Used for checking the object doesn't appear more than once
590 * in an execbuffer object list.
591 */
592 int in_execbuffer;
3ef94daa
CW		 593
594 /**
595 * Advice: are the backing pages purgeable?
596 */
597 int madv;
673a394b
EA		 598};
599
600/**
601 * Request queue structure.
602 *
603 * The request queue allows us to note sequence numbers that have been emitted
604 * and may be associated with active buffers to be retired.
605 *
606 * By keeping this list, we can avoid having to do questionable
607 * sequence-number comparisons on buffer last_rendering_seqnos, and associate
608 * an emission time with seqnos for tracking how far ahead of the GPU we are.
609 */
610struct drm_i915_gem_request {
611 /** GEM sequence number associated with this request. */
612 uint32_t seqno;
613
614 /** Time at which this request was emitted, in jiffies. */
615 unsigned long emitted_jiffies;
616
b962442e 617 /** global list entry for this request */
673a394b 618 struct list_head list;
b962442e
EA		 619
620 /** file_priv list entry for this request */
621 struct list_head client_list;
673a394b
EA		 622};
623
624struct drm_i915_file_private {
625 struct {
b962442e 626 struct list_head request_list;
673a394b
EA		 627 } mm;
628};
629
79e53945
JB		 630enum intel_chip_family {
631 CHIP_I8XX = 0x01,
632 CHIP_I9XX = 0x02,
633 CHIP_I915 = 0x04,
634 CHIP_I965 = 0x08,
635};
636
c153f45f 637extern struct drm_ioctl_desc i915_ioctls[];
b3a83639 638extern int i915_max_ioctl;
79e53945 639extern unsigned int i915_fbpercrtc;
652c393a 640extern unsigned int i915_powersave;
b3a83639 641
1341d655
BG		 642extern void i915_save_display(struct drm_device *dev);
643extern void i915_restore_display(struct drm_device *dev);
7c1c2871
DA		 644extern int i915_master_create(struct drm_device *dev, struct drm_master *master);
645extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master);
646
1da177e4 647 /* i915_dma.c */
84b1fd10 648extern void i915_kernel_lost_context(struct drm_device * dev);
22eae947 649extern int i915_driver_load(struct drm_device *, unsigned long flags);
ba8bbcf6 650extern int i915_driver_unload(struct drm_device *);
673a394b 651extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv);
84b1fd10 652extern void i915_driver_lastclose(struct drm_device * dev);
6c340eac
EA		 653extern void i915_driver_preclose(struct drm_device *dev,
654 struct drm_file *file_priv);
673a394b
EA		 655extern void i915_driver_postclose(struct drm_device *dev,
656 struct drm_file *file_priv);
84b1fd10 657extern int i915_driver_device_is_agp(struct drm_device * dev);
0d6aa60b
DA		 658extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
659 unsigned long arg);
673a394b 660extern int i915_emit_box(struct drm_device *dev,
201361a5 661 struct drm_clip_rect *boxes,
673a394b 662 int i, int DR1, int DR4);
11ed50ec 663extern int i965_reset(struct drm_device *dev, u8 flags);
af6061af 664
1da177e4 665/* i915_irq.c */
f65d9421 666void i915_hangcheck_elapsed(unsigned long data);
c153f45f
EA		 667extern int i915_irq_emit(struct drm_device *dev, void *data,
668 struct drm_file *file_priv);
669extern int i915_irq_wait(struct drm_device *dev, void *data,
670 struct drm_file *file_priv);
673a394b 671void i915_user_irq_get(struct drm_device *dev);
9d34e5db 672void i915_trace_irq_get(struct drm_device *dev, u32 seqno);
673a394b 673void i915_user_irq_put(struct drm_device *dev);
79e53945 674extern void i915_enable_interrupt (struct drm_device *dev);
1da177e4
LT		 675
676extern irqreturn_t i915_driver_irq_handler(DRM_IRQ_ARGS);
84b1fd10 677extern void i915_driver_irq_preinstall(struct drm_device * dev);
0a3e67a4 678extern int i915_driver_irq_postinstall(struct drm_device *dev);
84b1fd10 679extern void i915_driver_irq_uninstall(struct drm_device * dev);
c153f45f
EA		 680extern int i915_vblank_pipe_set(struct drm_device *dev, void *data,
681 struct drm_file *file_priv);
682extern int i915_vblank_pipe_get(struct drm_device *dev, void *data,
683 struct drm_file *file_priv);
0a3e67a4
JB		 684extern int i915_enable_vblank(struct drm_device *dev, int crtc);
685extern void i915_disable_vblank(struct drm_device *dev, int crtc);
686extern u32 i915_get_vblank_counter(struct drm_device *dev, int crtc);
9880b7a5 687extern u32 gm45_get_vblank_counter(struct drm_device *dev, int crtc);
c153f45f
EA		 688extern int i915_vblank_swap(struct drm_device *dev, void *data,
689 struct drm_file *file_priv);
8ee1c3db 690extern void i915_enable_irq(drm_i915_private_t *dev_priv, u32 mask);
1da177e4 691
7c463586
KP		 692void
693i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);
694
695void
696i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);
697
698
1da177e4 699/* i915_mem.c */
c153f45f
EA		 700extern int i915_mem_alloc(struct drm_device *dev, void *data,
701 struct drm_file *file_priv);
702extern int i915_mem_free(struct drm_device *dev, void *data,
703 struct drm_file *file_priv);
704extern int i915_mem_init_heap(struct drm_device *dev, void *data,
705 struct drm_file *file_priv);
706extern int i915_mem_destroy_heap(struct drm_device *dev, void *data,
707 struct drm_file *file_priv);
1da177e4 708extern void i915_mem_takedown(struct mem_block **heap);
84b1fd10 709extern void i915_mem_release(struct drm_device * dev,
6c340eac 710 struct drm_file *file_priv, struct mem_block *heap);
673a394b
EA		 711/* i915_gem.c */
712int i915_gem_init_ioctl(struct drm_device *dev, void *data,
713 struct drm_file *file_priv);
714int i915_gem_create_ioctl(struct drm_device *dev, void *data,
715 struct drm_file *file_priv);
716int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
717 struct drm_file *file_priv);
718int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
719 struct drm_file *file_priv);
720int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
721 struct drm_file *file_priv);
de151cf6
JB		 722int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
723 struct drm_file *file_priv);
673a394b
EA		 724int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
725 struct drm_file *file_priv);
726int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
727 struct drm_file *file_priv);
728int i915_gem_execbuffer(struct drm_device *dev, void *data,
729 struct drm_file *file_priv);
730int i915_gem_pin_ioctl(struct drm_device *dev, void *data,
731 struct drm_file *file_priv);
732int i915_gem_unpin_ioctl(struct drm_device *dev, void *data,
733 struct drm_file *file_priv);
734int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
735 struct drm_file *file_priv);
736int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
737 struct drm_file *file_priv);
3ef94daa
CW		 738int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
739 struct drm_file *file_priv);
673a394b
EA		 740int i915_gem_entervt_ioctl(struct drm_device *dev, void *data,
741 struct drm_file *file_priv);
742int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data,
743 struct drm_file *file_priv);
744int i915_gem_set_tiling(struct drm_device *dev, void *data,
745 struct drm_file *file_priv);
746int i915_gem_get_tiling(struct drm_device *dev, void *data,
747 struct drm_file *file_priv);
5a125c3c
EA		 748int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
749 struct drm_file *file_priv);
673a394b 750void i915_gem_load(struct drm_device *dev);
673a394b
EA		 751int i915_gem_init_object(struct drm_gem_object *obj);
752void i915_gem_free_object(struct drm_gem_object *obj);
753int i915_gem_object_pin(struct drm_gem_object *obj, uint32_t alignment);
754void i915_gem_object_unpin(struct drm_gem_object *obj);
0f973f27 755int i915_gem_object_unbind(struct drm_gem_object *obj);
d05ca301 756void i915_gem_release_mmap(struct drm_gem_object *obj);
673a394b
EA		 757void i915_gem_lastclose(struct drm_device *dev);
758uint32_t i915_get_gem_seqno(struct drm_device *dev);
22be1724 759bool i915_seqno_passed(uint32_t seq1, uint32_t seq2);
8c4b8c3f 760int i915_gem_object_get_fence_reg(struct drm_gem_object *obj);
52dc7d32 761int i915_gem_object_put_fence_reg(struct drm_gem_object *obj);
673a394b
EA		 762void i915_gem_retire_requests(struct drm_device *dev);
763void i915_gem_retire_work_handler(struct work_struct *work);
764void i915_gem_clflush_object(struct drm_gem_object *obj);
79e53945
JB		 765int i915_gem_object_set_domain(struct drm_gem_object *obj,
766 uint32_t read_domains,
767 uint32_t write_domain);
768int i915_gem_init_ringbuffer(struct drm_device *dev);
769void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
770int i915_gem_do_init(struct drm_device *dev, unsigned long start,
771 unsigned long end);
5669fcac 772int i915_gem_idle(struct drm_device *dev);
de151cf6 773int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
79e53945
JB		 774int i915_gem_object_set_to_gtt_domain(struct drm_gem_object *obj,
775 int write);
71acb5eb
DA		 776int i915_gem_attach_phys_object(struct drm_device *dev,
777 struct drm_gem_object *obj, int id);
778void i915_gem_detach_phys_object(struct drm_device *dev,
779 struct drm_gem_object *obj);
780void i915_gem_free_all_phys_object(struct drm_device *dev);
6911a9b8
BG		 781int i915_gem_object_get_pages(struct drm_gem_object *obj);
782void i915_gem_object_put_pages(struct drm_gem_object *obj);
1fd1c624 783void i915_gem_release(struct drm_device * dev, struct drm_file *file_priv);
673a394b 784
31169714
CW		 785void i915_gem_shrinker_init(void);
786void i915_gem_shrinker_exit(void);
787
673a394b
EA		 788/* i915_gem_tiling.c */
789void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);
280b713b
EA		 790void i915_gem_object_do_bit_17_swizzle(struct drm_gem_object *obj);
791void i915_gem_object_save_bit_17_swizzle(struct drm_gem_object *obj);
673a394b
EA		 792
793/* i915_gem_debug.c */
794void i915_gem_dump_object(struct drm_gem_object *obj, int len,
795 const char *where, uint32_t mark);
796#if WATCH_INACTIVE
797void i915_verify_inactive(struct drm_device *dev, char *file, int line);
798#else
799#define i915_verify_inactive(dev, file, line)
800#endif
801void i915_gem_object_check_coherency(struct drm_gem_object *obj, int handle);
802void i915_gem_dump_object(struct drm_gem_object *obj, int len,
803 const char *where, uint32_t mark);
804void i915_dump_lru(struct drm_device *dev, const char *where);
1da177e4 805
2017263e 806/* i915_debugfs.c */
27c202ad
BG		 807int i915_debugfs_init(struct drm_minor *minor);
808void i915_debugfs_cleanup(struct drm_minor *minor);
2017263e 809
317c35d1
JB		 810/* i915_suspend.c */
811extern int i915_save_state(struct drm_device *dev);
812extern int i915_restore_state(struct drm_device *dev);
0a3e67a4
JB		 813
814/* i915_suspend.c */
815extern int i915_save_state(struct drm_device *dev);
816extern int i915_restore_state(struct drm_device *dev);
317c35d1 817
65e082c9 818#ifdef CONFIG_ACPI
8ee1c3db 819/* i915_opregion.c */
74a365b3 820extern int intel_opregion_init(struct drm_device *dev, int resume);
3b1c1c11 821extern void intel_opregion_free(struct drm_device *dev, int suspend);
8ee1c3db
MG		 822extern void opregion_asle_intr(struct drm_device *dev);
823extern void opregion_enable_asle(struct drm_device *dev);
65e082c9 824#else
03ae61dd 825static inline int intel_opregion_init(struct drm_device *dev, int resume) { return 0; }
3b1c1c11 826static inline void intel_opregion_free(struct drm_device *dev, int suspend) { return; }
65e082c9
LB		 827static inline void opregion_asle_intr(struct drm_device *dev) { return; }
828static inline void opregion_enable_asle(struct drm_device *dev) { return; }
829#endif
8ee1c3db 830
79e53945
JB		 831/* modesetting */
832extern void intel_modeset_init(struct drm_device *dev);
833extern void intel_modeset_cleanup(struct drm_device *dev);
28d52043 834extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state);
80824003 835extern void i8xx_disable_fbc(struct drm_device *dev);
74dff282 836extern void g4x_disable_fbc(struct drm_device *dev);
79e53945 837
546b0974
EA		 838/**
839 * Lock test for when it's just for synchronization of ring access.
840 *
841 * In that case, we don't need to do it when GEM is initialized as nobody else
842 * has access to the ring.
843 */
844#define RING_LOCK_TEST_WITH_RETURN(dev, file_priv) do { \
845 if (((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == NULL) \
846 LOCK_TEST_WITH_RETURN(dev, file_priv); \
847} while (0)
848
3043c60c
EA		 849#define I915_READ(reg) readl(dev_priv->regs + (reg))
850#define I915_WRITE(reg, val) writel(val, dev_priv->regs + (reg))
851#define I915_READ16(reg) readw(dev_priv->regs + (reg))
852#define I915_WRITE16(reg, val) writel(val, dev_priv->regs + (reg))
853#define I915_READ8(reg) readb(dev_priv->regs + (reg))
854#define I915_WRITE8(reg, val) writeb(val, dev_priv->regs + (reg))
de151cf6 855#define I915_WRITE64(reg, val) writeq(val, dev_priv->regs + (reg))
049ef7e4 856#define I915_READ64(reg) readq(dev_priv->regs + (reg))
7d57382e 857#define POSTING_READ(reg) (void)I915_READ(reg)
1da177e4
LT		 858
859#define I915_VERBOSE 0
860
0ef82af7
CW		 861#define RING_LOCALS volatile unsigned int *ring_virt__;
862
863#define BEGIN_LP_RING(n) do { \
864 int bytes__ = 4*(n); \
865 if (I915_VERBOSE) DRM_DEBUG("BEGIN_LP_RING(%d)\n", (n)); \
866 /* a wrap must occur between instructions so pad beforehand */ \
867 if (unlikely (dev_priv->ring.tail + bytes__ > dev_priv->ring.Size)) \
868 i915_wrap_ring(dev); \
869 if (unlikely (dev_priv->ring.space < bytes__)) \
870 i915_wait_ring(dev, bytes__, __func__); \
871 ring_virt__ = (unsigned int *) \
872 (dev_priv->ring.virtual_start + dev_priv->ring.tail); \
873 dev_priv->ring.tail += bytes__; \
874 dev_priv->ring.tail &= dev_priv->ring.Size - 1; \
875 dev_priv->ring.space -= bytes__; \
1da177e4
LT		 876} while (0)
877
0ef82af7 878#define OUT_RING(n) do { \
1da177e4 879 if (I915_VERBOSE) DRM_DEBUG(" OUT_RING %x\n", (int)(n)); \
0ef82af7 880 *ring_virt__++ = (n); \
1da177e4
LT		 881} while (0)
882
883#define ADVANCE_LP_RING() do { \
0ef82af7
CW		 884 if (I915_VERBOSE) \
885 DRM_DEBUG("ADVANCE_LP_RING %x\n", dev_priv->ring.tail); \
886 I915_WRITE(PRB0_TAIL, dev_priv->ring.tail); \
1da177e4
LT		 887} while(0)
888
ba8bbcf6 889/**
585fb111
JB		 890 * Reads a dword out of the status page, which is written to from the command
891 * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or
892 * MI_STORE_DATA_IMM.
ba8bbcf6 893 *
585fb111 894 * The following dwords have a reserved meaning:
0cdad7e8
KP		 895 * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes.
896 * 0x04: ring 0 head pointer
897 * 0x05: ring 1 head pointer (915-class)
898 * 0x06: ring 2 head pointer (915-class)
899 * 0x10-0x1b: Context status DWords (GM45)
900 * 0x1f: Last written status offset. (GM45)
ba8bbcf6 901 *
0cdad7e8 902 * The area from dword 0x20 to 0x3ff is available for driver usage.
ba8bbcf6 903 */
585fb111 904#define READ_HWSP(dev_priv, reg) (((volatile u32*)(dev_priv->hw_status_page))[reg])
0baf823a 905#define READ_BREADCRUMB(dev_priv) READ_HWSP(dev_priv, I915_BREADCRUMB_INDEX)
0cdad7e8 906#define I915_GEM_HWS_INDEX 0x20
0baf823a 907#define I915_BREADCRUMB_INDEX 0x21
ba8bbcf6 908
0ef82af7 909extern int i915_wrap_ring(struct drm_device * dev);
585fb111 910extern int i915_wait_ring(struct drm_device * dev, int n, const char *caller);
ba8bbcf6
JB		 911
912#define IS_I830(dev) ((dev)->pci_device == 0x3577)
913#define IS_845G(dev) ((dev)->pci_device == 0x2562)
914#define IS_I85X(dev) ((dev)->pci_device == 0x3582)
915#define IS_I855(dev) ((dev)->pci_device == 0x3582)
916#define IS_I865G(dev) ((dev)->pci_device == 0x2572)
917
4d1f7888 918#define IS_I915G(dev) ((dev)->pci_device == 0x2582 || (dev)->pci_device == 0x258a)
ba8bbcf6
JB		 919#define IS_I915GM(dev) ((dev)->pci_device == 0x2592)
920#define IS_I945G(dev) ((dev)->pci_device == 0x2772)
3bf48468
JB		 921#define IS_I945GM(dev) ((dev)->pci_device == 0x27A2 ||\
922 (dev)->pci_device == 0x27AE)
ba8bbcf6
JB		 923#define IS_I965G(dev) ((dev)->pci_device == 0x2972 || \
924 (dev)->pci_device == 0x2982 || \
925 (dev)->pci_device == 0x2992 || \
926 (dev)->pci_device == 0x29A2 || \
927 (dev)->pci_device == 0x2A02 || \
5f5f9d4c 928 (dev)->pci_device == 0x2A12 || \
d3adbc0c
ZW		 929 (dev)->pci_device == 0x2A42 || \
930 (dev)->pci_device == 0x2E02 || \
931 (dev)->pci_device == 0x2E12 || \
72021788 932 (dev)->pci_device == 0x2E22 || \
280da227 933 (dev)->pci_device == 0x2E32 || \
7839c5d5 934 (dev)->pci_device == 0x2E42 || \
280da227
ZW		 935 (dev)->pci_device == 0x0042 || \
936 (dev)->pci_device == 0x0046)
ba8bbcf6 937
c9ed4486
ML		 938#define IS_I965GM(dev) ((dev)->pci_device == 0x2A02 || \
939 (dev)->pci_device == 0x2A12)
ba8bbcf6 940
b9bfdfe6 941#define IS_GM45(dev) ((dev)->pci_device == 0x2A42)
5f5f9d4c 942
d3adbc0c
ZW		 943#define IS_G4X(dev) ((dev)->pci_device == 0x2E02 || \
944 (dev)->pci_device == 0x2E12 || \
60fd99e3 945 (dev)->pci_device == 0x2E22 || \
72021788 946 (dev)->pci_device == 0x2E32 || \
7839c5d5 947 (dev)->pci_device == 0x2E42 || \
60fd99e3 948 IS_GM45(dev))
d3adbc0c 949
2177832f
SL		 950#define IS_IGDG(dev) ((dev)->pci_device == 0xa001)
951#define IS_IGDGM(dev) ((dev)->pci_device == 0xa011)
952#define IS_IGD(dev) (IS_IGDG(dev) || IS_IGDGM(dev))
953
ba8bbcf6
JB		 954#define IS_G33(dev) ((dev)->pci_device == 0x29C2 || \
955 (dev)->pci_device == 0x29B2 || \
2177832f
SL		 956 (dev)->pci_device == 0x29D2 || \
957 (IS_IGD(dev)))
ba8bbcf6 958
280da227
ZW		 959#define IS_IGDNG_D(dev) ((dev)->pci_device == 0x0042)
960#define IS_IGDNG_M(dev) ((dev)->pci_device == 0x0046)
961#define IS_IGDNG(dev) (IS_IGDNG_D(dev) || IS_IGDNG_M(dev))
962
ba8bbcf6 963#define IS_I9XX(dev) (IS_I915G(dev) || IS_I915GM(dev) || IS_I945G(dev) || \
280da227
ZW		 964 IS_I945GM(dev) || IS_I965G(dev) || IS_G33(dev) || \
965 IS_IGDNG(dev))
ba8bbcf6
JB		 966
967#define IS_MOBILE(dev) (IS_I830(dev) || IS_I85X(dev) || IS_I915GM(dev) || \
2177832f 968 IS_I945GM(dev) || IS_I965GM(dev) || IS_GM45(dev) || \
280da227 969 IS_IGD(dev) || IS_IGDNG_M(dev))
ba8bbcf6 970
280da227
ZW		 971#define I915_NEED_GFX_HWS(dev) (IS_G33(dev) || IS_GM45(dev) || IS_G4X(dev) || \
972 IS_IGDNG(dev))
0f973f27
JB		 973/* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
974 * rows, which changed the alignment requirements and fence programming.
975 */
976#define HAS_128_BYTE_Y_TILING(dev) (IS_I9XX(dev) && !(IS_I915G(dev) || \
977 IS_I915GM(dev)))
280da227 978#define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_IGDNG(dev))
a4fc5ed6 979#define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_IGDNG(dev))
32f9d658 980#define SUPPORTS_EDP(dev) (IS_IGDNG_M(dev))
af729a26 981#define I915_HAS_HOTPLUG(dev) (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev) || IS_I965G(dev))
7662c8bd 982/* dsparb controlled by hw only */
22bd50c5 983#define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IGDNG(dev))
b39d50e5 984
652c393a
JB		 985#define HAS_FW_BLC(dev) (IS_I9XX(dev) || IS_G4X(dev) || IS_IGDNG(dev))
986#define HAS_PIPE_CXSR(dev) (IS_G4X(dev) || IS_IGDNG(dev))
9216d44d 987#define I915_HAS_FBC(dev) (IS_MOBILE(dev) && (IS_I9XX(dev) || IS_GM45(dev)) && !IS_IGD(dev))
652c393a 988
ba8bbcf6 989#define PRIMARY_RINGBUFFER_SIZE (128*1024)
0d6aa60b 990
1da177e4 991#endif
Clone of davem's net-next-2.6 tree