]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/gpu/drm/i915/i915_drv.h
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
agp/intel: Fix product names and #defines
[net-next-2.6.git] / drivers / gpu / drm / i915 / i915_drv.h
CommitLineData
1da177e4
LT		 1/* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
2 */
0d6aa60b 3/*
bc54fd1a 4 *
1da177e4
LT		 5 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
6 * All Rights Reserved.
bc54fd1a
DA		 7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the
10 * "Software"), to deal in the Software without restriction, including
11 * without limitation the rights to use, copy, modify, merge, publish,
12 * distribute, sub license, and/or sell copies of the Software, and to
13 * permit persons to whom the Software is furnished to do so, subject to
14 * the following conditions:
15 *
16 * The above copyright notice and this permission notice (including the
17 * next paragraph) shall be included in all copies or substantial portions
18 * of the Software.
19 *
20 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
21 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
22 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
23 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
24 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
25 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
26 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
27 *
0d6aa60b 28 */
1da177e4
LT		 29
30#ifndef _I915_DRV_H_
31#define _I915_DRV_H_
32
585fb111 33#include "i915_reg.h"
79e53945 34#include "intel_bios.h"
0839ccb8 35#include <linux/io-mapping.h>
585fb111 36
1da177e4
LT		 37/* General customization:
38 */
39
40#define DRIVER_AUTHOR "Tungsten Graphics, Inc."
41
42#define DRIVER_NAME "i915"
43#define DRIVER_DESC "Intel Graphics"
673a394b 44#define DRIVER_DATE "20080730"
1da177e4 45
317c35d1
JB		 46enum pipe {
47 PIPE_A = 0,
48 PIPE_B,
49};
50
80824003
JB		 51enum plane {
52 PLANE_A = 0,
53 PLANE_B,
54};
55
52440211
KP		 56#define I915_NUM_PIPE 2
57
1da177e4
LT		 58/* Interface history:
59 *
60 * 1.1: Original.
0d6aa60b
DA		 61 * 1.2: Add Power Management
62 * 1.3: Add vblank support
de227f5f 63 * 1.4: Fix cmdbuffer path, add heap destroy
702880f2 64 * 1.5: Add vblank pipe configuration
2228ed67
MD		 65 * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
66 * - Support vertical blank on secondary display pipe
1da177e4
LT		 67 */
68#define DRIVER_MAJOR 1
2228ed67 69#define DRIVER_MINOR 6
1da177e4
LT		 70#define DRIVER_PATCHLEVEL 0
71
673a394b
EA		 72#define WATCH_COHERENCY 0
73#define WATCH_BUF 0
74#define WATCH_EXEC 0
75#define WATCH_LRU 0
76#define WATCH_RELOC 0
77#define WATCH_INACTIVE 0
78#define WATCH_PWRITE 0
79
71acb5eb
DA		 80#define I915_GEM_PHYS_CURSOR_0 1
81#define I915_GEM_PHYS_CURSOR_1 2
82#define I915_GEM_PHYS_OVERLAY_REGS 3
83#define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS)
84
85struct drm_i915_gem_phys_object {
86 int id;
87 struct page **page_list;
88 drm_dma_handle_t *handle;
89 struct drm_gem_object *cur_obj;
90};
91
1da177e4 92typedef struct _drm_i915_ring_buffer {
1da177e4
LT		 93 unsigned long Size;
94 u8 *virtual_start;
95 int head;
96 int tail;
97 int space;
98 drm_local_map_t map;
673a394b 99 struct drm_gem_object *ring_obj;
1da177e4
LT		 100} drm_i915_ring_buffer_t;
101
102struct mem_block {
103 struct mem_block *next;
104 struct mem_block *prev;
105 int start;
106 int size;
6c340eac 107 struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */
1da177e4
LT		 108};
109
0a3e67a4
JB		 110struct opregion_header;
111struct opregion_acpi;
112struct opregion_swsci;
113struct opregion_asle;
114
8ee1c3db
MG		 115struct intel_opregion {
116 struct opregion_header *header;
117 struct opregion_acpi *acpi;
118 struct opregion_swsci *swsci;
119 struct opregion_asle *asle;
120 int enabled;
121};
122
7c1c2871
DA		 123struct drm_i915_master_private {
124 drm_local_map_t *sarea;
125 struct _drm_i915_sarea *sarea_priv;
126};
de151cf6
JB		 127#define I915_FENCE_REG_NONE -1
128
129struct drm_i915_fence_reg {
130 struct drm_gem_object *obj;
131};
7c1c2871 132
9b9d172d 133struct sdvo_device_mapping {
134 u8 dvo_port;
135 u8 slave_addr;
136 u8 dvo_wiring;
137 u8 initialized;
138};
139
63eeaf38
JB		 140struct drm_i915_error_state {
141 u32 eir;
142 u32 pgtbl_er;
143 u32 pipeastat;
144 u32 pipebstat;
145 u32 ipeir;
146 u32 ipehr;
147 u32 instdone;
148 u32 acthd;
149 u32 instpm;
150 u32 instps;
151 u32 instdone1;
152 u32 seqno;
153 struct timeval time;
154};
155
e70236a8
JB		 156struct drm_i915_display_funcs {
157 void (*dpms)(struct drm_crtc *crtc, int mode);
158 bool (*fbc_enabled)(struct drm_crtc *crtc);
159 void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval);
160 void (*disable_fbc)(struct drm_device *dev);
161 int (*get_display_clock_speed)(struct drm_device *dev);
162 int (*get_fifo_size)(struct drm_device *dev, int plane);
163 void (*update_wm)(struct drm_device *dev, int planea_clock,
164 int planeb_clock, int sr_hdisplay, int pixel_size);
165 /* clock updates for mode set */
166 /* cursor updates */
167 /* render clock increase/decrease */
168 /* display clock increase/decrease */
169 /* pll clock increase/decrease */
170 /* clock gating init */
171};
172
02e792fb
DV		 173struct intel_overlay;
174
1da177e4 175typedef struct drm_i915_private {
673a394b
EA		 176 struct drm_device *dev;
177
ac5c4e76
DA		 178 int has_gem;
179
3043c60c 180 void __iomem *regs;
1da177e4 181
ec2a4c3f 182 struct pci_dev *bridge_dev;
1da177e4
LT		 183 drm_i915_ring_buffer_t ring;
184
9c8da5eb 185 drm_dma_handle_t *status_page_dmah;
1da177e4 186 void *hw_status_page;
1da177e4 187 dma_addr_t dma_status_page;
0a3e67a4 188 uint32_t counter;
dc7a9319
WZ		 189 unsigned int status_gfx_addr;
190 drm_local_map_t hws_map;
673a394b 191 struct drm_gem_object *hws_obj;
97f5ab66 192 struct drm_gem_object *pwrctx;
1da177e4 193
d7658989
JB		 194 struct resource mch_res;
195
a6b54f3f 196 unsigned int cpp;
1da177e4
LT		 197 int back_offset;
198 int front_offset;
199 int current_page;
200 int page_flipping;
1da177e4
LT		 201
202 wait_queue_head_t irq_queue;
203 atomic_t irq_received;
ed4cb414
EA		 204 /** Protects user_irq_refcount and irq_mask_reg */
205 spinlock_t user_irq_lock;
206 /** Refcount for i915_user_irq_get() versus i915_user_irq_put(). */
207 int user_irq_refcount;
9d34e5db 208 u32 trace_irq_seqno;
ed4cb414
EA		 209 /** Cached value of IMR to avoid reads in updating the bitfield */
210 u32 irq_mask_reg;
7c463586 211 u32 pipestat[2];
036a4a7d
ZW		 212 /** splitted irq regs for graphics and display engine on IGDNG,
213 irq_mask_reg is still used for display irq. */
214 u32 gt_irq_mask_reg;
215 u32 gt_irq_enable_reg;
216 u32 de_irq_enable_reg;
c650156a
ZW		 217 u32 pch_irq_mask_reg;
218 u32 pch_irq_enable_reg;
1da177e4 219
5ca58282
JB		 220 u32 hotplug_supported_mask;
221 struct work_struct hotplug_work;
222
1da177e4
LT		 223 int tex_lru_log_granularity;
224 int allow_batchbuffer;
225 struct mem_block *agp_heap;
0d6aa60b 226 unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds;
702880f2 227 int vblank_pipe;
a6b54f3f 228
f65d9421
BG		 229 /* For hangcheck timer */
230#define DRM_I915_HANGCHECK_PERIOD 75 /* in jiffies */
231 struct timer_list hangcheck_timer;
232 int hangcheck_count;
233 uint32_t last_acthd;
234
79e53945
JB		 235 bool cursor_needs_physical;
236
237 struct drm_mm vram;
238
80824003
JB		 239 unsigned long cfb_size;
240 unsigned long cfb_pitch;
241 int cfb_fence;
242 int cfb_plane;
243
79e53945
JB		 244 int irq_enabled;
245
8ee1c3db
MG		 246 struct intel_opregion opregion;
247
02e792fb
DV		 248 /* overlay */
249 struct intel_overlay *overlay;
250
79e53945
JB		 251 /* LVDS info */
252 int backlight_duty_cycle; /* restore backlight to this value */
253 bool panel_wants_dither;
254 struct drm_display_mode *panel_fixed_mode;
88631706
ML		 255 struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
256 struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */
79e53945
JB		 257
258 /* Feature bits from the VBIOS */
95281e35
HE		 259 unsigned int int_tv_support:1;
260 unsigned int lvds_dither:1;
261 unsigned int lvds_vbt:1;
262 unsigned int int_crt_support:1;
43565a06 263 unsigned int lvds_use_ssc:1;
32f9d658 264 unsigned int edp_support:1;
43565a06 265 int lvds_ssc_freq;
79e53945 266
c1c7af60
JB		 267 struct notifier_block lid_notifier;
268
29874f44 269 int crt_ddc_bus; /* 0 = unknown, else GPIO to use for CRT DDC */
de151cf6
JB		 270 struct drm_i915_fence_reg fence_regs[16]; /* assume 965 */
271 int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */
272 int num_fence_regs; /* 8 on pre-965, 16 otherwise */
273
7662c8bd
SL		 274 unsigned int fsb_freq, mem_freq;
275
63eeaf38
JB		 276 spinlock_t error_lock;
277 struct drm_i915_error_state *first_error;
8a905236 278 struct work_struct error_work;
9c9fe1f8 279 struct workqueue_struct *wq;
63eeaf38 280
e70236a8
JB		 281 /* Display functions */
282 struct drm_i915_display_funcs display;
283
ba8bbcf6 284 /* Register state */
c9354c85 285 bool modeset_on_lid;
ba8bbcf6
JB		 286 u8 saveLBB;
287 u32 saveDSPACNTR;
288 u32 saveDSPBCNTR;
e948e994 289 u32 saveDSPARB;
881ee988 290 u32 saveRENDERSTANDBY;
97f5ab66 291 u32 savePWRCTXA;
461cba2d 292 u32 saveHWS;
ba8bbcf6
JB		 293 u32 savePIPEACONF;
294 u32 savePIPEBCONF;
295 u32 savePIPEASRC;
296 u32 savePIPEBSRC;
297 u32 saveFPA0;
298 u32 saveFPA1;
299 u32 saveDPLL_A;
300 u32 saveDPLL_A_MD;
301 u32 saveHTOTAL_A;
302 u32 saveHBLANK_A;
303 u32 saveHSYNC_A;
304 u32 saveVTOTAL_A;
305 u32 saveVBLANK_A;
306 u32 saveVSYNC_A;
307 u32 saveBCLRPAT_A;
42048781
ZW		 308 u32 saveTRANS_HTOTAL_A;
309 u32 saveTRANS_HBLANK_A;
310 u32 saveTRANS_HSYNC_A;
311 u32 saveTRANS_VTOTAL_A;
312 u32 saveTRANS_VBLANK_A;
313 u32 saveTRANS_VSYNC_A;
0da3ea12 314 u32 savePIPEASTAT;
ba8bbcf6
JB		 315 u32 saveDSPASTRIDE;
316 u32 saveDSPASIZE;
317 u32 saveDSPAPOS;
585fb111 318 u32 saveDSPAADDR;
ba8bbcf6
JB		 319 u32 saveDSPASURF;
320 u32 saveDSPATILEOFF;
321 u32 savePFIT_PGM_RATIOS;
0eb96d6e 322 u32 saveBLC_HIST_CTL;
ba8bbcf6
JB		 323 u32 saveBLC_PWM_CTL;
324 u32 saveBLC_PWM_CTL2;
42048781
ZW		 325 u32 saveBLC_CPU_PWM_CTL;
326 u32 saveBLC_CPU_PWM_CTL2;
ba8bbcf6
JB		 327 u32 saveFPB0;
328 u32 saveFPB1;
329 u32 saveDPLL_B;
330 u32 saveDPLL_B_MD;
331 u32 saveHTOTAL_B;
332 u32 saveHBLANK_B;
333 u32 saveHSYNC_B;
334 u32 saveVTOTAL_B;
335 u32 saveVBLANK_B;
336 u32 saveVSYNC_B;
337 u32 saveBCLRPAT_B;
42048781
ZW		 338 u32 saveTRANS_HTOTAL_B;
339 u32 saveTRANS_HBLANK_B;
340 u32 saveTRANS_HSYNC_B;
341 u32 saveTRANS_VTOTAL_B;
342 u32 saveTRANS_VBLANK_B;
343 u32 saveTRANS_VSYNC_B;
0da3ea12 344 u32 savePIPEBSTAT;
ba8bbcf6
JB		 345 u32 saveDSPBSTRIDE;
346 u32 saveDSPBSIZE;
347 u32 saveDSPBPOS;
585fb111 348 u32 saveDSPBADDR;
ba8bbcf6
JB		 349 u32 saveDSPBSURF;
350 u32 saveDSPBTILEOFF;
585fb111
JB		 351 u32 saveVGA0;
352 u32 saveVGA1;
353 u32 saveVGA_PD;
ba8bbcf6
JB		 354 u32 saveVGACNTRL;
355 u32 saveADPA;
356 u32 saveLVDS;
585fb111
JB		 357 u32 savePP_ON_DELAYS;
358 u32 savePP_OFF_DELAYS;
ba8bbcf6
JB		 359 u32 saveDVOA;
360 u32 saveDVOB;
361 u32 saveDVOC;
362 u32 savePP_ON;
363 u32 savePP_OFF;
364 u32 savePP_CONTROL;
585fb111 365 u32 savePP_DIVISOR;
ba8bbcf6
JB		 366 u32 savePFIT_CONTROL;
367 u32 save_palette_a[256];
368 u32 save_palette_b[256];
06027f91 369 u32 saveDPFC_CB_BASE;
ba8bbcf6
JB		 370 u32 saveFBC_CFB_BASE;
371 u32 saveFBC_LL_BASE;
372 u32 saveFBC_CONTROL;
373 u32 saveFBC_CONTROL2;
0da3ea12
JB		 374 u32 saveIER;
375 u32 saveIIR;
376 u32 saveIMR;
42048781
ZW		 377 u32 saveDEIER;
378 u32 saveDEIMR;
379 u32 saveGTIER;
380 u32 saveGTIMR;
381 u32 saveFDI_RXA_IMR;
382 u32 saveFDI_RXB_IMR;
1f84e550 383 u32 saveCACHE_MODE_0;
e948e994 384 u32 saveD_STATE;
652c393a 385 u32 saveDSPCLK_GATE_D;
1f84e550 386 u32 saveMI_ARB_STATE;
ba8bbcf6
JB		 387 u32 saveSWF0[16];
388 u32 saveSWF1[16];
389 u32 saveSWF2[3];
390 u8 saveMSR;
391 u8 saveSR[8];
123f794f 392 u8 saveGR[25];
ba8bbcf6 393 u8 saveAR_INDEX;
a59e122a 394 u8 saveAR[21];
ba8bbcf6 395 u8 saveDACMASK;
a59e122a 396 u8 saveCR[37];
79f11c19 397 uint64_t saveFENCE[16];
1fd1c624
EA		 398 u32 saveCURACNTR;
399 u32 saveCURAPOS;
400 u32 saveCURABASE;
401 u32 saveCURBCNTR;
402 u32 saveCURBPOS;
403 u32 saveCURBBASE;
404 u32 saveCURSIZE;
a4fc5ed6
KP		 405 u32 saveDP_B;
406 u32 saveDP_C;
407 u32 saveDP_D;
408 u32 savePIPEA_GMCH_DATA_M;
409 u32 savePIPEB_GMCH_DATA_M;
410 u32 savePIPEA_GMCH_DATA_N;
411 u32 savePIPEB_GMCH_DATA_N;
412 u32 savePIPEA_DP_LINK_M;
413 u32 savePIPEB_DP_LINK_M;
414 u32 savePIPEA_DP_LINK_N;
415 u32 savePIPEB_DP_LINK_N;
42048781
ZW		 416 u32 saveFDI_RXA_CTL;
417 u32 saveFDI_TXA_CTL;
418 u32 saveFDI_RXB_CTL;
419 u32 saveFDI_TXB_CTL;
420 u32 savePFA_CTL_1;
421 u32 savePFB_CTL_1;
422 u32 savePFA_WIN_SZ;
423 u32 savePFB_WIN_SZ;
424 u32 savePFA_WIN_POS;
425 u32 savePFB_WIN_POS;
673a394b
EA		 426
427 struct {
428 struct drm_mm gtt_space;
429
0839ccb8 430 struct io_mapping *gtt_mapping;
ab657db1 431 int gtt_mtrr;
0839ccb8 432
31169714
CW		 433 /**
434 * Membership on list of all loaded devices, used to evict
435 * inactive buffers under memory pressure.
436 *
437 * Modifications should only be done whilst holding the
438 * shrink_list_lock spinlock.
439 */
440 struct list_head shrink_list;
441
673a394b
EA		 442 /**
443 * List of objects currently involved in rendering from the
444 * ringbuffer.
445 *
ce44b0ea
EA		 446 * Includes buffers having the contents of their GPU caches
447 * flushed, not necessarily primitives. last_rendering_seqno
448 * represents when the rendering involved will be completed.
449 *
673a394b
EA		 450 * A reference is held on the buffer while on this list.
451 */
5e118f41 452 spinlock_t active_list_lock;
673a394b
EA		 453 struct list_head active_list;
454
455 /**
456 * List of objects which are not in the ringbuffer but which
457 * still have a write_domain which needs to be flushed before
458 * unbinding.
459 *
ce44b0ea
EA		 460 * last_rendering_seqno is 0 while an object is in this list.
461 *
673a394b
EA		 462 * A reference is held on the buffer while on this list.
463 */
464 struct list_head flushing_list;
465
466 /**
467 * LRU list of objects which are not in the ringbuffer and
468 * are ready to unbind, but are still in the GTT.
469 *
ce44b0ea
EA		 470 * last_rendering_seqno is 0 while an object is in this list.
471 *
673a394b
EA		 472 * A reference is not held on the buffer while on this list,
473 * as merely being GTT-bound shouldn't prevent its being
474 * freed, and we'll pull it off the list in the free path.
475 */
476 struct list_head inactive_list;
477
a09ba7fa
EA		 478 /** LRU list of objects with fence regs on them. */
479 struct list_head fence_list;
480
673a394b
EA		 481 /**
482 * List of breadcrumbs associated with GPU requests currently
483 * outstanding.
484 */
485 struct list_head request_list;
486
487 /**
488 * We leave the user IRQ off as much as possible,
489 * but this means that requests will finish and never
490 * be retired once the system goes idle. Set a timer to
491 * fire periodically while the ring is running. When it
492 * fires, go retire requests.
493 */
494 struct delayed_work retire_work;
495
496 uint32_t next_gem_seqno;
497
498 /**
499 * Waiting sequence number, if any
500 */
501 uint32_t waiting_gem_seqno;
502
503 /**
504 * Last seq seen at irq time
505 */
506 uint32_t irq_gem_seqno;
507
508 /**
509 * Flag if the X Server, and thus DRM, is not currently in
510 * control of the device.
511 *
512 * This is set between LeaveVT and EnterVT. It needs to be
513 * replaced with a semaphore. It also needs to be
514 * transitioned away from for kernel modesetting.
515 */
516 int suspended;
517
518 /**
519 * Flag if the hardware appears to be wedged.
520 *
521 * This is set when attempts to idle the device timeout.
522 * It prevents command submission from occuring and makes
523 * every pending request fail
524 */
ba1234d1 525 atomic_t wedged;
673a394b
EA		 526
527 /** Bit 6 swizzling required for X tiling */
528 uint32_t bit_6_swizzle_x;
529 /** Bit 6 swizzling required for Y tiling */
530 uint32_t bit_6_swizzle_y;
71acb5eb
DA		 531
532 /* storage for physical objects */
533 struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT];
673a394b 534 } mm;
9b9d172d 535 struct sdvo_device_mapping sdvo_mappings[2];
a3e17eb8
ZY		 536 /* indicate whether the LVDS_BORDER should be enabled or not */
537 unsigned int lvds_border_bits;
652c393a 538
6b95a207
KH		 539 struct drm_crtc *plane_to_crtc_mapping[2];
540 struct drm_crtc *pipe_to_crtc_mapping[2];
541 wait_queue_head_t pending_flip_queue;
542
652c393a
JB		 543 /* Reclocking support */
544 bool render_reclock_avail;
545 bool lvds_downclock_avail;
18f9ed12
ZY		 546 /* indicates the reduced downclock for LVDS*/
547 int lvds_downclock;
652c393a
JB		 548 struct work_struct idle_work;
549 struct timer_list idle_timer;
550 bool busy;
551 u16 orig_clock;
6363ee6f
ZY		 552 int child_dev_num;
553 struct child_device_config *child_dev;
1da177e4
LT		 554} drm_i915_private_t;
555
673a394b
EA		 556/** driver private structure attached to each drm_gem_object */
557struct drm_i915_gem_object {
558 struct drm_gem_object *obj;
559
560 /** Current space allocated to this object in the GTT, if any. */
561 struct drm_mm_node *gtt_space;
562
563 /** This object's place on the active/flushing/inactive lists */
564 struct list_head list;
565
a09ba7fa
EA		 566 /** This object's place on the fenced object LRU */
567 struct list_head fence_list;
568
673a394b
EA		 569 /**
570 * This is set if the object is on the active or flushing lists
571 * (has pending rendering), and is not set if it's on inactive (ready
572 * to be unbound).
573 */
574 int active;
575
576 /**
577 * This is set if the object has been written to since last bound
578 * to the GTT
579 */
580 int dirty;
581
582 /** AGP memory structure for our GTT binding. */
583 DRM_AGP_MEM *agp_mem;
584
856fa198
EA		 585 struct page **pages;
586 int pages_refcount;
673a394b
EA		 587
588 /**
589 * Current offset of the object in GTT space.
590 *
591 * This is the same as gtt_space->start
592 */
593 uint32_t gtt_offset;
e67b8ce1 594
de151cf6
JB		 595 /**
596 * Fake offset for use by mmap(2)
597 */
598 uint64_t mmap_offset;
599
600 /**
601 * Fence register bits (if any) for this object. Will be set
602 * as needed when mapped into the GTT.
603 * Protected by dev->struct_mutex.
604 */
605 int fence_reg;
673a394b 606
673a394b
EA		 607 /** How many users have pinned this object in GTT space */
608 int pin_count;
609
610 /** Breadcrumb of last rendering to the buffer. */
611 uint32_t last_rendering_seqno;
612
613 /** Current tiling mode for the object. */
614 uint32_t tiling_mode;
de151cf6 615 uint32_t stride;
673a394b 616
280b713b
EA		 617 /** Record of address bit 17 of each page at last unbind. */
618 long *bit_17;
619
ba1eb1d8
KP		 620 /** AGP mapping type (AGP_USER_MEMORY or AGP_USER_CACHED_MEMORY */
621 uint32_t agp_type;
622
673a394b 623 /**
e47c68e9
EA		 624 * If present, while GEM_DOMAIN_CPU is in the read domain this array
625 * flags which individual pages are valid.
673a394b
EA		 626 */
627 uint8_t *page_cpu_valid;
79e53945
JB		 628
629 /** User space pin count and filp owning the pin */
630 uint32_t user_pin_count;
631 struct drm_file *pin_filp;
71acb5eb
DA		 632
633 /** for phy allocated objects */
634 struct drm_i915_gem_phys_object *phys_obj;
b70d11da
KH		 635
636 /**
637 * Used for checking the object doesn't appear more than once
638 * in an execbuffer object list.
639 */
640 int in_execbuffer;
3ef94daa
CW		 641
642 /**
643 * Advice: are the backing pages purgeable?
644 */
645 int madv;
6b95a207
KH		 646
647 /**
648 * Number of crtcs where this object is currently the fb, but
649 * will be page flipped away on the next vblank. When it
650 * reaches 0, dev_priv->pending_flip_queue will be woken up.
651 */
652 atomic_t pending_flip;
673a394b
EA		 653};
654
655/**
656 * Request queue structure.
657 *
658 * The request queue allows us to note sequence numbers that have been emitted
659 * and may be associated with active buffers to be retired.
660 *
661 * By keeping this list, we can avoid having to do questionable
662 * sequence-number comparisons on buffer last_rendering_seqnos, and associate
663 * an emission time with seqnos for tracking how far ahead of the GPU we are.
664 */
665struct drm_i915_gem_request {
666 /** GEM sequence number associated with this request. */
667 uint32_t seqno;
668
669 /** Time at which this request was emitted, in jiffies. */
670 unsigned long emitted_jiffies;
671
b962442e 672 /** global list entry for this request */
673a394b 673 struct list_head list;
b962442e
EA		 674
675 /** file_priv list entry for this request */
676 struct list_head client_list;
673a394b
EA		 677};
678
679struct drm_i915_file_private {
680 struct {
b962442e 681 struct list_head request_list;
673a394b
EA		 682 } mm;
683};
684
79e53945
JB		 685enum intel_chip_family {
686 CHIP_I8XX = 0x01,
687 CHIP_I9XX = 0x02,
688 CHIP_I915 = 0x04,
689 CHIP_I965 = 0x08,
690};
691
c153f45f 692extern struct drm_ioctl_desc i915_ioctls[];
b3a83639 693extern int i915_max_ioctl;
79e53945 694extern unsigned int i915_fbpercrtc;
652c393a 695extern unsigned int i915_powersave;
b3a83639 696
1341d655
BG		 697extern void i915_save_display(struct drm_device *dev);
698extern void i915_restore_display(struct drm_device *dev);
7c1c2871
DA		 699extern int i915_master_create(struct drm_device *dev, struct drm_master *master);
700extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master);
701
1da177e4 702 /* i915_dma.c */
84b1fd10 703extern void i915_kernel_lost_context(struct drm_device * dev);
22eae947 704extern int i915_driver_load(struct drm_device *, unsigned long flags);
ba8bbcf6 705extern int i915_driver_unload(struct drm_device *);
673a394b 706extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv);
84b1fd10 707extern void i915_driver_lastclose(struct drm_device * dev);
6c340eac
EA		 708extern void i915_driver_preclose(struct drm_device *dev,
709 struct drm_file *file_priv);
673a394b
EA		 710extern void i915_driver_postclose(struct drm_device *dev,
711 struct drm_file *file_priv);
84b1fd10 712extern int i915_driver_device_is_agp(struct drm_device * dev);
0d6aa60b
DA		 713extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
714 unsigned long arg);
673a394b 715extern int i915_emit_box(struct drm_device *dev,
201361a5 716 struct drm_clip_rect *boxes,
673a394b 717 int i, int DR1, int DR4);
11ed50ec 718extern int i965_reset(struct drm_device *dev, u8 flags);
af6061af 719
1da177e4 720/* i915_irq.c */
f65d9421 721void i915_hangcheck_elapsed(unsigned long data);
c153f45f
EA		 722extern int i915_irq_emit(struct drm_device *dev, void *data,
723 struct drm_file *file_priv);
724extern int i915_irq_wait(struct drm_device *dev, void *data,
725 struct drm_file *file_priv);
673a394b 726void i915_user_irq_get(struct drm_device *dev);
9d34e5db 727void i915_trace_irq_get(struct drm_device *dev, u32 seqno);
673a394b 728void i915_user_irq_put(struct drm_device *dev);
79e53945 729extern void i915_enable_interrupt (struct drm_device *dev);
1da177e4
LT		 730
731extern irqreturn_t i915_driver_irq_handler(DRM_IRQ_ARGS);
84b1fd10 732extern void i915_driver_irq_preinstall(struct drm_device * dev);
0a3e67a4 733extern int i915_driver_irq_postinstall(struct drm_device *dev);
84b1fd10 734extern void i915_driver_irq_uninstall(struct drm_device * dev);
c153f45f
EA		 735extern int i915_vblank_pipe_set(struct drm_device *dev, void *data,
736 struct drm_file *file_priv);
737extern int i915_vblank_pipe_get(struct drm_device *dev, void *data,
738 struct drm_file *file_priv);
0a3e67a4
JB		 739extern int i915_enable_vblank(struct drm_device *dev, int crtc);
740extern void i915_disable_vblank(struct drm_device *dev, int crtc);
741extern u32 i915_get_vblank_counter(struct drm_device *dev, int crtc);
9880b7a5 742extern u32 gm45_get_vblank_counter(struct drm_device *dev, int crtc);
c153f45f
EA		 743extern int i915_vblank_swap(struct drm_device *dev, void *data,
744 struct drm_file *file_priv);
8ee1c3db 745extern void i915_enable_irq(drm_i915_private_t *dev_priv, u32 mask);
1da177e4 746
7c463586
KP		 747void
748i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);
749
750void
751i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);
752
01c66889
ZY		 753void intel_enable_asle (struct drm_device *dev);
754
7c463586 755
1da177e4 756/* i915_mem.c */
c153f45f
EA		 757extern int i915_mem_alloc(struct drm_device *dev, void *data,
758 struct drm_file *file_priv);
759extern int i915_mem_free(struct drm_device *dev, void *data,
760 struct drm_file *file_priv);
761extern int i915_mem_init_heap(struct drm_device *dev, void *data,
762 struct drm_file *file_priv);
763extern int i915_mem_destroy_heap(struct drm_device *dev, void *data,
764 struct drm_file *file_priv);
1da177e4 765extern void i915_mem_takedown(struct mem_block **heap);
84b1fd10 766extern void i915_mem_release(struct drm_device * dev,
6c340eac 767 struct drm_file *file_priv, struct mem_block *heap);
673a394b
EA		 768/* i915_gem.c */
769int i915_gem_init_ioctl(struct drm_device *dev, void *data,
770 struct drm_file *file_priv);
771int i915_gem_create_ioctl(struct drm_device *dev, void *data,
772 struct drm_file *file_priv);
773int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
774 struct drm_file *file_priv);
775int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
776 struct drm_file *file_priv);
777int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
778 struct drm_file *file_priv);
de151cf6
JB		 779int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
780 struct drm_file *file_priv);
673a394b
EA		 781int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
782 struct drm_file *file_priv);
783int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
784 struct drm_file *file_priv);
785int i915_gem_execbuffer(struct drm_device *dev, void *data,
786 struct drm_file *file_priv);
787int i915_gem_pin_ioctl(struct drm_device *dev, void *data,
788 struct drm_file *file_priv);
789int i915_gem_unpin_ioctl(struct drm_device *dev, void *data,
790 struct drm_file *file_priv);
791int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
792 struct drm_file *file_priv);
793int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
794 struct drm_file *file_priv);
3ef94daa
CW		 795int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
796 struct drm_file *file_priv);
673a394b
EA		 797int i915_gem_entervt_ioctl(struct drm_device *dev, void *data,
798 struct drm_file *file_priv);
799int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data,
800 struct drm_file *file_priv);
801int i915_gem_set_tiling(struct drm_device *dev, void *data,
802 struct drm_file *file_priv);
803int i915_gem_get_tiling(struct drm_device *dev, void *data,
804 struct drm_file *file_priv);
5a125c3c
EA		 805int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
806 struct drm_file *file_priv);
673a394b 807void i915_gem_load(struct drm_device *dev);
673a394b
EA		 808int i915_gem_init_object(struct drm_gem_object *obj);
809void i915_gem_free_object(struct drm_gem_object *obj);
810int i915_gem_object_pin(struct drm_gem_object *obj, uint32_t alignment);
811void i915_gem_object_unpin(struct drm_gem_object *obj);
0f973f27 812int i915_gem_object_unbind(struct drm_gem_object *obj);
d05ca301 813void i915_gem_release_mmap(struct drm_gem_object *obj);
673a394b
EA		 814void i915_gem_lastclose(struct drm_device *dev);
815uint32_t i915_get_gem_seqno(struct drm_device *dev);
22be1724 816bool i915_seqno_passed(uint32_t seq1, uint32_t seq2);
8c4b8c3f 817int i915_gem_object_get_fence_reg(struct drm_gem_object *obj);
52dc7d32 818int i915_gem_object_put_fence_reg(struct drm_gem_object *obj);
673a394b
EA		 819void i915_gem_retire_requests(struct drm_device *dev);
820void i915_gem_retire_work_handler(struct work_struct *work);
821void i915_gem_clflush_object(struct drm_gem_object *obj);
79e53945
JB		 822int i915_gem_object_set_domain(struct drm_gem_object *obj,
823 uint32_t read_domains,
824 uint32_t write_domain);
825int i915_gem_init_ringbuffer(struct drm_device *dev);
826void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
827int i915_gem_do_init(struct drm_device *dev, unsigned long start,
828 unsigned long end);
5669fcac 829int i915_gem_idle(struct drm_device *dev);
5a5a0c64
DV		 830uint32_t i915_add_request(struct drm_device *dev, struct drm_file *file_priv,
831 uint32_t flush_domains);
832int i915_do_wait_request(struct drm_device *dev, uint32_t seqno, int interruptible);
de151cf6 833int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
79e53945
JB		 834int i915_gem_object_set_to_gtt_domain(struct drm_gem_object *obj,
835 int write);
71acb5eb
DA		 836int i915_gem_attach_phys_object(struct drm_device *dev,
837 struct drm_gem_object *obj, int id);
838void i915_gem_detach_phys_object(struct drm_device *dev,
839 struct drm_gem_object *obj);
840void i915_gem_free_all_phys_object(struct drm_device *dev);
6911a9b8
BG		 841int i915_gem_object_get_pages(struct drm_gem_object *obj);
842void i915_gem_object_put_pages(struct drm_gem_object *obj);
1fd1c624 843void i915_gem_release(struct drm_device * dev, struct drm_file *file_priv);
6b95a207 844void i915_gem_object_flush_write_domain(struct drm_gem_object *obj);
673a394b 845
31169714
CW		 846void i915_gem_shrinker_init(void);
847void i915_gem_shrinker_exit(void);
848
673a394b
EA		 849/* i915_gem_tiling.c */
850void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);
280b713b
EA		 851void i915_gem_object_do_bit_17_swizzle(struct drm_gem_object *obj);
852void i915_gem_object_save_bit_17_swizzle(struct drm_gem_object *obj);
673a394b
EA		 853
854/* i915_gem_debug.c */
855void i915_gem_dump_object(struct drm_gem_object *obj, int len,
856 const char *where, uint32_t mark);
857#if WATCH_INACTIVE
858void i915_verify_inactive(struct drm_device *dev, char *file, int line);
859#else
860#define i915_verify_inactive(dev, file, line)
861#endif
862void i915_gem_object_check_coherency(struct drm_gem_object *obj, int handle);
863void i915_gem_dump_object(struct drm_gem_object *obj, int len,
864 const char *where, uint32_t mark);
865void i915_dump_lru(struct drm_device *dev, const char *where);
1da177e4 866
2017263e 867/* i915_debugfs.c */
27c202ad
BG		 868int i915_debugfs_init(struct drm_minor *minor);
869void i915_debugfs_cleanup(struct drm_minor *minor);
2017263e 870
317c35d1
JB		 871/* i915_suspend.c */
872extern int i915_save_state(struct drm_device *dev);
873extern int i915_restore_state(struct drm_device *dev);
0a3e67a4
JB		 874
875/* i915_suspend.c */
876extern int i915_save_state(struct drm_device *dev);
877extern int i915_restore_state(struct drm_device *dev);
317c35d1 878
65e082c9 879#ifdef CONFIG_ACPI
8ee1c3db 880/* i915_opregion.c */
74a365b3 881extern int intel_opregion_init(struct drm_device *dev, int resume);
3b1c1c11 882extern void intel_opregion_free(struct drm_device *dev, int suspend);
8ee1c3db 883extern void opregion_asle_intr(struct drm_device *dev);
01c66889 884extern void ironlake_opregion_gse_intr(struct drm_device *dev);
8ee1c3db 885extern void opregion_enable_asle(struct drm_device *dev);
65e082c9 886#else
03ae61dd 887static inline int intel_opregion_init(struct drm_device *dev, int resume) { return 0; }
3b1c1c11 888static inline void intel_opregion_free(struct drm_device *dev, int suspend) { return; }
65e082c9 889static inline void opregion_asle_intr(struct drm_device *dev) { return; }
01c66889 890static inline void ironlake_opregion_gse_intr(struct drm_device *dev) { return; }
65e082c9
LB		 891static inline void opregion_enable_asle(struct drm_device *dev) { return; }
892#endif
8ee1c3db 893
79e53945
JB		 894/* modesetting */
895extern void intel_modeset_init(struct drm_device *dev);
896extern void intel_modeset_cleanup(struct drm_device *dev);
28d52043 897extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state);
80824003 898extern void i8xx_disable_fbc(struct drm_device *dev);
74dff282 899extern void g4x_disable_fbc(struct drm_device *dev);
79e53945 900
546b0974
EA		 901/**
902 * Lock test for when it's just for synchronization of ring access.
903 *
904 * In that case, we don't need to do it when GEM is initialized as nobody else
905 * has access to the ring.
906 */
907#define RING_LOCK_TEST_WITH_RETURN(dev, file_priv) do { \
908 if (((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == NULL) \
909 LOCK_TEST_WITH_RETURN(dev, file_priv); \
910} while (0)
911
3043c60c
EA		 912#define I915_READ(reg) readl(dev_priv->regs + (reg))
913#define I915_WRITE(reg, val) writel(val, dev_priv->regs + (reg))
914#define I915_READ16(reg) readw(dev_priv->regs + (reg))
915#define I915_WRITE16(reg, val) writel(val, dev_priv->regs + (reg))
916#define I915_READ8(reg) readb(dev_priv->regs + (reg))
917#define I915_WRITE8(reg, val) writeb(val, dev_priv->regs + (reg))
de151cf6 918#define I915_WRITE64(reg, val) writeq(val, dev_priv->regs + (reg))
049ef7e4 919#define I915_READ64(reg) readq(dev_priv->regs + (reg))
7d57382e 920#define POSTING_READ(reg) (void)I915_READ(reg)
1da177e4
LT		 921
922#define I915_VERBOSE 0
923
0ef82af7
CW		 924#define RING_LOCALS volatile unsigned int *ring_virt__;
925
926#define BEGIN_LP_RING(n) do { \
927 int bytes__ = 4*(n); \
928 if (I915_VERBOSE) DRM_DEBUG("BEGIN_LP_RING(%d)\n", (n)); \
929 /* a wrap must occur between instructions so pad beforehand */ \
930 if (unlikely (dev_priv->ring.tail + bytes__ > dev_priv->ring.Size)) \
931 i915_wrap_ring(dev); \
932 if (unlikely (dev_priv->ring.space < bytes__)) \
933 i915_wait_ring(dev, bytes__, __func__); \
934 ring_virt__ = (unsigned int *) \
935 (dev_priv->ring.virtual_start + dev_priv->ring.tail); \
936 dev_priv->ring.tail += bytes__; \
937 dev_priv->ring.tail &= dev_priv->ring.Size - 1; \
938 dev_priv->ring.space -= bytes__; \
1da177e4
LT		 939} while (0)
940
0ef82af7 941#define OUT_RING(n) do { \
1da177e4 942 if (I915_VERBOSE) DRM_DEBUG(" OUT_RING %x\n", (int)(n)); \
0ef82af7 943 *ring_virt__++ = (n); \
1da177e4
LT		 944} while (0)
945
946#define ADVANCE_LP_RING() do { \
0ef82af7
CW		 947 if (I915_VERBOSE) \
948 DRM_DEBUG("ADVANCE_LP_RING %x\n", dev_priv->ring.tail); \
949 I915_WRITE(PRB0_TAIL, dev_priv->ring.tail); \
1da177e4
LT		 950} while(0)
951
ba8bbcf6 952/**
585fb111
JB		 953 * Reads a dword out of the status page, which is written to from the command
954 * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or
955 * MI_STORE_DATA_IMM.
ba8bbcf6 956 *
585fb111 957 * The following dwords have a reserved meaning:
0cdad7e8
KP		 958 * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes.
959 * 0x04: ring 0 head pointer
960 * 0x05: ring 1 head pointer (915-class)
961 * 0x06: ring 2 head pointer (915-class)
962 * 0x10-0x1b: Context status DWords (GM45)
963 * 0x1f: Last written status offset. (GM45)
ba8bbcf6 964 *
0cdad7e8 965 * The area from dword 0x20 to 0x3ff is available for driver usage.
ba8bbcf6 966 */
585fb111 967#define READ_HWSP(dev_priv, reg) (((volatile u32*)(dev_priv->hw_status_page))[reg])
0baf823a 968#define READ_BREADCRUMB(dev_priv) READ_HWSP(dev_priv, I915_BREADCRUMB_INDEX)
0cdad7e8 969#define I915_GEM_HWS_INDEX 0x20
0baf823a 970#define I915_BREADCRUMB_INDEX 0x21
ba8bbcf6 971
0ef82af7 972extern int i915_wrap_ring(struct drm_device * dev);
585fb111 973extern int i915_wait_ring(struct drm_device * dev, int n, const char *caller);
ba8bbcf6
JB		 974
975#define IS_I830(dev) ((dev)->pci_device == 0x3577)
976#define IS_845G(dev) ((dev)->pci_device == 0x2562)
977#define IS_I85X(dev) ((dev)->pci_device == 0x3582)
ba8bbcf6 978#define IS_I865G(dev) ((dev)->pci_device == 0x2572)
103a196f 979#define IS_I8XX(dev) (IS_I830(dev) || IS_845G(dev) || IS_I85X(dev) || IS_I865G(dev))
ba8bbcf6 980
4d1f7888 981#define IS_I915G(dev) ((dev)->pci_device == 0x2582 || (dev)->pci_device == 0x258a)
ba8bbcf6
JB		 982#define IS_I915GM(dev) ((dev)->pci_device == 0x2592)
983#define IS_I945G(dev) ((dev)->pci_device == 0x2772)
3bf48468
JB		 984#define IS_I945GM(dev) ((dev)->pci_device == 0x27A2 ||\
985 (dev)->pci_device == 0x27AE)
ba8bbcf6
JB		 986#define IS_I965G(dev) ((dev)->pci_device == 0x2972 || \
987 (dev)->pci_device == 0x2982 || \
988 (dev)->pci_device == 0x2992 || \
989 (dev)->pci_device == 0x29A2 || \
990 (dev)->pci_device == 0x2A02 || \
5f5f9d4c 991 (dev)->pci_device == 0x2A12 || \
d3adbc0c
ZW		 992 (dev)->pci_device == 0x2A42 || \
993 (dev)->pci_device == 0x2E02 || \
994 (dev)->pci_device == 0x2E12 || \
72021788 995 (dev)->pci_device == 0x2E22 || \
280da227 996 (dev)->pci_device == 0x2E32 || \
7839c5d5 997 (dev)->pci_device == 0x2E42 || \
280da227
ZW		 998 (dev)->pci_device == 0x0042 || \
999 (dev)->pci_device == 0x0046)
ba8bbcf6 1000
c9ed4486
ML		 1001#define IS_I965GM(dev) ((dev)->pci_device == 0x2A02 || \
1002 (dev)->pci_device == 0x2A12)
ba8bbcf6 1003
b9bfdfe6 1004#define IS_GM45(dev) ((dev)->pci_device == 0x2A42)
5f5f9d4c 1005
d3adbc0c
ZW		 1006#define IS_G4X(dev) ((dev)->pci_device == 0x2E02 || \
1007 (dev)->pci_device == 0x2E12 || \
60fd99e3 1008 (dev)->pci_device == 0x2E22 || \
72021788 1009 (dev)->pci_device == 0x2E32 || \
7839c5d5 1010 (dev)->pci_device == 0x2E42 || \
60fd99e3 1011 IS_GM45(dev))
d3adbc0c 1012
2177832f
SL		 1013#define IS_IGDG(dev) ((dev)->pci_device == 0xa001)
1014#define IS_IGDGM(dev) ((dev)->pci_device == 0xa011)
1015#define IS_IGD(dev) (IS_IGDG(dev) || IS_IGDGM(dev))
1016
ba8bbcf6
JB		 1017#define IS_G33(dev) ((dev)->pci_device == 0x29C2 || \
1018 (dev)->pci_device == 0x29B2 || \
2177832f
SL		 1019 (dev)->pci_device == 0x29D2 || \
1020 (IS_IGD(dev)))
ba8bbcf6 1021
280da227
ZW		 1022#define IS_IGDNG_D(dev) ((dev)->pci_device == 0x0042)
1023#define IS_IGDNG_M(dev) ((dev)->pci_device == 0x0046)
1024#define IS_IGDNG(dev) (IS_IGDNG_D(dev) || IS_IGDNG_M(dev))
1025
ba8bbcf6 1026#define IS_I9XX(dev) (IS_I915G(dev) || IS_I915GM(dev) || IS_I945G(dev) || \
280da227
ZW		 1027 IS_I945GM(dev) || IS_I965G(dev) || IS_G33(dev) || \
1028 IS_IGDNG(dev))
ba8bbcf6
JB		 1029
1030#define IS_MOBILE(dev) (IS_I830(dev) || IS_I85X(dev) || IS_I915GM(dev) || \
2177832f 1031 IS_I945GM(dev) || IS_I965GM(dev) || IS_GM45(dev) || \
280da227 1032 IS_IGD(dev) || IS_IGDNG_M(dev))
ba8bbcf6 1033
280da227
ZW		 1034#define I915_NEED_GFX_HWS(dev) (IS_G33(dev) || IS_GM45(dev) || IS_G4X(dev) || \
1035 IS_IGDNG(dev))
0f973f27
JB		 1036/* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
1037 * rows, which changed the alignment requirements and fence programming.
1038 */
1039#define HAS_128_BYTE_Y_TILING(dev) (IS_I9XX(dev) && !(IS_I915G(dev) || \
1040 IS_I915GM(dev)))
103a196f 1041#define SUPPORTS_DIGITAL_OUTPUTS(dev) (IS_I9XX(dev) && !IS_IGD(dev))
280da227 1042#define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_IGDNG(dev))
a4fc5ed6 1043#define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_IGDNG(dev))
32f9d658 1044#define SUPPORTS_EDP(dev) (IS_IGDNG_M(dev))
103a196f
ZW		 1045#define SUPPORTS_TV(dev) (IS_I9XX(dev) && IS_MOBILE(dev) && \
1046 !IS_IGDNG(dev) && !IS_IGD(dev))
af729a26 1047#define I915_HAS_HOTPLUG(dev) (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev) || IS_I965G(dev))
7662c8bd 1048/* dsparb controlled by hw only */
22bd50c5 1049#define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IGDNG(dev))
b39d50e5 1050
652c393a
JB		 1051#define HAS_FW_BLC(dev) (IS_I9XX(dev) || IS_G4X(dev) || IS_IGDNG(dev))
1052#define HAS_PIPE_CXSR(dev) (IS_G4X(dev) || IS_IGDNG(dev))
c03342fa
ZW		 1053#define I915_HAS_FBC(dev) (IS_MOBILE(dev) && \
1054 (IS_I9XX(dev) || IS_GM45(dev)) && \
1055 !IS_IGD(dev) && \
1056 !IS_IGDNG(dev))
97f5ab66 1057#define I915_HAS_RC6(dev) (IS_I965GM(dev) || IS_GM45(dev) || IS_IGDNG_M(dev))
652c393a 1058
ba8bbcf6 1059#define PRIMARY_RINGBUFFER_SIZE (128*1024)
0d6aa60b 1060
1da177e4 1061#endif
Clone of davem's net-next-2.6 tree