]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/ata/pata_winbond.c
Fix ARM profiling/instrumentation configuration
[net-next-2.6.git] / drivers / ata / pata_winbond.c
CommitLineData
7e45b0e5
AC
1/*
2 * pata_winbond.c - Winbond VLB ATA controllers
3 * (C) 2006 Red Hat <alan@redhat.com>
4 *
5 * Support for the Winbond 83759A when operating in advanced mode.
6 * Multichip mode is not currently supported.
7 */
f20b16ff 8
7e45b0e5
AC
9#include <linux/kernel.h>
10#include <linux/module.h>
7e45b0e5
AC
11#include <linux/init.h>
12#include <linux/blkdev.h>
13#include <linux/delay.h>
14#include <scsi/scsi_host.h>
15#include <linux/libata.h>
16#include <linux/platform_device.h>
17
18#define DRV_NAME "pata_winbond"
8bc3fc47 19#define DRV_VERSION "0.0.3"
7e45b0e5
AC
20
21#define NR_HOST 4 /* Two winbond controllers, two channels each */
22
23struct winbond_data {
24 unsigned long config;
25 struct platform_device *platform_dev;
26};
27
28static struct ata_host *winbond_host[NR_HOST];
29static struct winbond_data winbond_data[NR_HOST];
30static int nr_winbond_host;
31
32#ifdef MODULE
33static int probe_winbond = 1;
34#else
35static int probe_winbond;
36#endif
37
22503631 38static DEFINE_SPINLOCK(winbond_lock);
7e45b0e5
AC
39
40static void winbond_writecfg(unsigned long port, u8 reg, u8 val)
41{
42 unsigned long flags;
43 spin_lock_irqsave(&winbond_lock, flags);
44 outb(reg, port + 0x01);
45 outb(val, port + 0x02);
46 spin_unlock_irqrestore(&winbond_lock, flags);
47}
48
49static u8 winbond_readcfg(unsigned long port, u8 reg)
50{
51 u8 val;
52
53 unsigned long flags;
54 spin_lock_irqsave(&winbond_lock, flags);
55 outb(reg, port + 0x01);
56 val = inb(port + 0x02);
57 spin_unlock_irqrestore(&winbond_lock, flags);
58
59 return val;
60}
61
62static void winbond_set_piomode(struct ata_port *ap, struct ata_device *adev)
63{
64 struct ata_timing t;
65 struct winbond_data *winbond = ap->host->private_data;
66 int active, recovery;
67 u8 reg;
68 int timing = 0x88 + (ap->port_no * 4) + (adev->devno * 2);
69
70 reg = winbond_readcfg(winbond->config, 0x81);
f20b16ff 71
7e45b0e5
AC
72 /* Get the timing data in cycles */
73 if (reg & 0x40) /* Fast VLB bus, assume 50MHz */
74 ata_timing_compute(adev, adev->pio_mode, &t, 20000, 1000);
75 else
76 ata_timing_compute(adev, adev->pio_mode, &t, 30303, 1000);
77
78 active = (FIT(t.active, 3, 17) - 1) & 0x0F;
79 recovery = (FIT(t.recover, 1, 15) + 1) & 0x0F;
80 timing = (active << 4) | recovery;
81 winbond_writecfg(winbond->config, timing, reg);
f20b16ff 82
7e45b0e5 83 /* Load the setup timing */
f20b16ff 84
7e45b0e5
AC
85 reg = 0x35;
86 if (adev->class != ATA_DEV_ATA)
87 reg |= 0x08; /* FIFO off */
88 if (!ata_pio_need_iordy(adev))
89 reg |= 0x02; /* IORDY off */
90 reg |= (FIT(t.setup, 0, 3) << 6);
91 winbond_writecfg(winbond->config, timing + 1, reg);
92}
93
94
95static void winbond_data_xfer(struct ata_device *adev, unsigned char *buf, unsigned int buflen, int write_data)
96{
9af5c9c9 97 struct ata_port *ap = adev->link->ap;
7e45b0e5
AC
98 int slop = buflen & 3;
99
100 if (ata_id_has_dword_io(adev->id)) {
101 if (write_data)
0d5ff566 102 iowrite32_rep(ap->ioaddr.data_addr, buf, buflen >> 2);
7e45b0e5 103 else
0d5ff566 104 ioread32_rep(ap->ioaddr.data_addr, buf, buflen >> 2);
7e45b0e5
AC
105
106 if (unlikely(slop)) {
107 u32 pad;
108 if (write_data) {
109 memcpy(&pad, buf + buflen - slop, slop);
0d5ff566
TH
110 pad = le32_to_cpu(pad);
111 iowrite32(pad, ap->ioaddr.data_addr);
7e45b0e5 112 } else {
0d5ff566
TH
113 pad = ioread32(ap->ioaddr.data_addr);
114 pad = cpu_to_le16(pad);
7e45b0e5
AC
115 memcpy(buf + buflen - slop, &pad, slop);
116 }
117 }
118 } else
0d5ff566 119 ata_data_xfer(adev, buf, buflen, write_data);
7e45b0e5
AC
120}
121
122static struct scsi_host_template winbond_sht = {
123 .module = THIS_MODULE,
124 .name = DRV_NAME,
125 .ioctl = ata_scsi_ioctl,
126 .queuecommand = ata_scsi_queuecmd,
127 .can_queue = ATA_DEF_QUEUE,
128 .this_id = ATA_SHT_THIS_ID,
129 .sg_tablesize = LIBATA_MAX_PRD,
7e45b0e5
AC
130 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
131 .emulated = ATA_SHT_EMULATED,
132 .use_clustering = ATA_SHT_USE_CLUSTERING,
133 .proc_name = DRV_NAME,
134 .dma_boundary = ATA_DMA_BOUNDARY,
135 .slave_configure = ata_scsi_slave_config,
c972b60b 136 .slave_destroy = ata_scsi_slave_destroy,
7e45b0e5
AC
137 .bios_param = ata_std_bios_param,
138};
139
140static struct ata_port_operations winbond_port_ops = {
7e45b0e5
AC
141 .set_piomode = winbond_set_piomode,
142
143 .tf_load = ata_tf_load,
144 .tf_read = ata_tf_read,
145 .check_status = ata_check_status,
146 .exec_command = ata_exec_command,
147 .dev_select = ata_std_dev_select,
148
149 .freeze = ata_bmdma_freeze,
150 .thaw = ata_bmdma_thaw,
151 .error_handler = ata_bmdma_error_handler,
152 .post_internal_cmd = ata_bmdma_post_internal_cmd,
2f5344b1 153 .cable_detect = ata_cable_40wire,
7e45b0e5
AC
154
155 .qc_prep = ata_qc_prep,
156 .qc_issue = ata_qc_issue_prot,
157
158 .data_xfer = winbond_data_xfer,
159
7e45b0e5 160 .irq_clear = ata_bmdma_irq_clear,
246ce3b6 161 .irq_on = ata_irq_on,
7e45b0e5 162
81ad1837 163 .port_start = ata_sff_port_start,
7e45b0e5
AC
164};
165
166/**
167 * winbond_init_one - attach a winbond interface
168 * @type: Type to display
169 * @io: I/O port start
170 * @irq: interrupt line
171 * @fast: True if on a > 33Mhz VLB
172 *
173 * Register a VLB bus IDE interface. Such interfaces are PIO and we
174 * assume do not support IRQ sharing.
175 */
176
177static __init int winbond_init_one(unsigned long port)
178{
7e45b0e5 179 struct platform_device *pdev;
7e45b0e5 180 u8 reg;
5d728824 181 int i, rc;
7e45b0e5
AC
182
183 reg = winbond_readcfg(port, 0x81);
184 reg |= 0x80; /* jumpered mode off */
185 winbond_writecfg(port, 0x81, reg);
186 reg = winbond_readcfg(port, 0x83);
187 reg |= 0xF0; /* local control */
188 winbond_writecfg(port, 0x83, reg);
189 reg = winbond_readcfg(port, 0x85);
190 reg |= 0xF0; /* programmable timing */
191 winbond_writecfg(port, 0x85, reg);
192
193 reg = winbond_readcfg(port, 0x81);
f20b16ff 194
7e45b0e5
AC
195 if (!(reg & 0x03)) /* Disabled */
196 return 0;
197
198 for (i = 0; i < 2 ; i ++) {
0d5ff566 199 unsigned long cmd_port = 0x1F0 - (0x80 * i);
cbcdd875 200 unsigned long ctl_port = cmd_port + 0x206;
5d728824
TH
201 struct ata_host *host;
202 struct ata_port *ap;
0d5ff566 203 void __iomem *cmd_addr, *ctl_addr;
7e45b0e5 204
5d728824
TH
205 if (!(reg & (1 << i)))
206 continue;
207
208 pdev = platform_device_register_simple(DRV_NAME, nr_winbond_host, NULL, 0);
209 if (IS_ERR(pdev))
210 return PTR_ERR(pdev);
211
212 rc = -ENOMEM;
213 host = ata_host_alloc(&pdev->dev, 1);
214 if (!host)
215 goto err_unregister;
cbcdd875 216 ap = host->ports[0];
5d728824
TH
217
218 rc = -ENOMEM;
219 cmd_addr = devm_ioport_map(&pdev->dev, cmd_port, 8);
cbcdd875 220 ctl_addr = devm_ioport_map(&pdev->dev, ctl_port, 1);
5d728824
TH
221 if (!cmd_addr || !ctl_addr)
222 goto err_unregister;
223
cbcdd875
TH
224 ata_port_desc(ap, "cmd 0x%lx ctl 0x%lx", cmd_port, ctl_port);
225
5d728824
TH
226 ap->ops = &winbond_port_ops;
227 ap->pio_mask = 0x1F;
228 ap->flags |= ATA_FLAG_SLAVE_POSS;
229 ap->ioaddr.cmd_addr = cmd_addr;
230 ap->ioaddr.altstatus_addr = ctl_addr;
231 ap->ioaddr.ctl_addr = ctl_addr;
232 ata_std_ports(&ap->ioaddr);
233
234 /* hook in a private data structure per channel */
235 host->private_data = &winbond_data[nr_winbond_host];
236 winbond_data[nr_winbond_host].config = port;
237 winbond_data[nr_winbond_host].platform_dev = pdev;
238
239 /* activate */
240 rc = ata_host_activate(host, 14 + i, ata_interrupt, 0,
241 &winbond_sht);
242 if (rc)
243 goto err_unregister;
244
245 winbond_host[nr_winbond_host++] = dev_get_drvdata(&pdev->dev);
7e45b0e5
AC
246 }
247
248 return 0;
5d728824
TH
249
250 err_unregister:
251 platform_device_unregister(pdev);
252 return rc;
7e45b0e5
AC
253}
254
255/**
256 * winbond_init - attach winbond interfaces
257 *
258 * Attach winbond IDE interfaces by scanning the ports it may occupy.
259 */
260
261static __init int winbond_init(void)
262{
263 static const unsigned long config[2] = { 0x130, 0x1B0 };
264
265 int ct = 0;
266 int i;
f20b16ff 267
7e45b0e5
AC
268 if (probe_winbond == 0)
269 return -ENODEV;
270
271 /*
272 * Check both base addresses
273 */
274
275 for (i = 0; i < 2; i++) {
276 if (probe_winbond & (1<<i)) {
277 int ret = 0;
278 unsigned long port = config[i];
279
280 if (request_region(port, 2, "pata_winbond")) {
281 ret = winbond_init_one(port);
b447916e 282 if (ret <= 0)
7e45b0e5
AC
283 release_region(port, 2);
284 else ct+= ret;
285 }
286 }
287 }
288 if (ct != 0)
289 return 0;
290 return -ENODEV;
291}
292
293static __exit void winbond_exit(void)
294{
295 int i;
296
297 for (i = 0; i < nr_winbond_host; i++) {
24dc5f33 298 ata_host_detach(winbond_host[i]);
7e45b0e5
AC
299 release_region(winbond_data[i].config, 2);
300 platform_device_unregister(winbond_data[i].platform_dev);
301 }
302}
303
304MODULE_AUTHOR("Alan Cox");
305MODULE_DESCRIPTION("low-level driver for Winbond VL ATA");
306MODULE_LICENSE("GPL");
307MODULE_VERSION(DRV_VERSION);
308
309module_init(winbond_init);
310module_exit(winbond_exit);
311
312module_param(probe_winbond, int, 0);
313