[net-next-2.6.git] / drivers / ata / pata_at32.c

/*
 * AVR32 SMC/CFC PATA Driver
 *
 * Copyright (C) 2007 Atmel Norway
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License version
 * 2 as published by the Free Software Foundation.
 */

#define DEBUG

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/init.h>
#include <linux/device.h>
#include <linux/platform_device.h>
#include <linux/delay.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <scsi/scsi_host.h>
#include <linux/ata.h>
#include <linux/libata.h>
#include <linux/err.h>
#include <linux/io.h>

#include <asm/arch/board.h>
#include <asm/arch/smc.h>

#define DRV_NAME "pata_at32"
#define DRV_VERSION "0.0.3"

/*
 * CompactFlash controller memory layout relative to the base address:
 *
 *	Attribute memory:  0000 0000 -> 003f ffff
 *	Common memory:	   0040 0000 -> 007f ffff
 *	I/O memory:	   0080 0000 -> 00bf ffff
 *	True IDE Mode:	   00c0 0000 -> 00df ffff
 *	Alt IDE Mode:	   00e0 0000 -> 00ff ffff
 *
 * Only True IDE and Alt True IDE mode are needed for this driver.
 *
 *	True IDE mode	  => CS0 = 0, CS1 = 1 (cmd, error, stat, etc)
 *	Alt True IDE mode => CS0 = 1, CS1 = 0 (ctl, alt_stat)
 */
#define CF_IDE_OFFSET	  0x00c00000
#define CF_ALT_IDE_OFFSET 0x00e00000
#define CF_RES_SIZE	  2048

/*
 * Define DEBUG_BUS if you are doing debugging of your own EBI -> PATA
 * adaptor with a logic analyzer or similar.
 */
#undef DEBUG_BUS

/*
 * ATA PIO modes
 *
 *	Name	| Mb/s	| Min cycle time | Mask
 *	--------+-------+----------------+--------
 *	Mode 0	| 3.3	| 600 ns	 | 0x01
 *	Mode 1	| 5.2	| 383 ns	 | 0x03
 *	Mode 2	| 8.3	| 240 ns	 | 0x07
 *	Mode 3	| 11.1	| 180 ns	 | 0x0f
 *	Mode 4	| 16.7	| 120 ns	 | 0x1f
 *
 * Alter PIO_MASK below according to table to set maximal PIO mode.
 */
#define PIO_MASK (0x1f)

/*
 * Struct containing private information about device.
 */
struct at32_ide_info {
	unsigned int		irq;
	struct resource		res_ide;
	struct resource		res_alt;
	void __iomem		*ide_addr;
	void __iomem		*alt_addr;
	unsigned int		cs;
	struct smc_config	smc;
};

/*
 * Setup SMC for the given ATA timing.
 */
static int pata_at32_setup_timing(struct device *dev,
				  struct at32_ide_info *info,
				  const struct ata_timing *ata)
{
	struct smc_config *smc = &info->smc;
	struct smc_timing timing;

	int active;
	int recover;

	memset(&timing, 0, sizeof(struct smc_timing));

	/* Total cycle time */
	timing.read_cycle  = ata->cyc8b;

	/* DIOR <= CFIOR timings */
	timing.nrd_setup   = ata->setup;
	timing.nrd_pulse   = ata->act8b;
	timing.nrd_recover = ata->rec8b;

	/* Convert nanosecond timing to clock cycles */
	smc_set_timing(smc, &timing);

	/* Add one extra cycle setup due to signal ring */
	smc->nrd_setup = smc->nrd_setup + 1;

	active  = smc->nrd_setup + smc->nrd_pulse;
	recover = smc->read_cycle - active;

	/* Need at least two cycles recovery */
	if (recover < 2)
	  smc->read_cycle = active + 2;

	/* (CS0, CS1, DIR, OE) <= (CFCE1, CFCE2, CFRNW, NCSX) timings */
	smc->ncs_read_setup = 1;
	smc->ncs_read_pulse = smc->read_cycle - 2;

	/* Write timings same as read timings */
	smc->write_cycle = smc->read_cycle;
	smc->nwe_setup = smc->nrd_setup;
	smc->nwe_pulse = smc->nrd_pulse;
	smc->ncs_write_setup = smc->ncs_read_setup;
	smc->ncs_write_pulse = smc->ncs_read_pulse;

	/* Do some debugging output of ATA and SMC timings */
	dev_dbg(dev, "ATA: C=%d S=%d P=%d R=%d\n",
		ata->cyc8b, ata->setup, ata->act8b, ata->rec8b);

	dev_dbg(dev, "SMC: C=%d S=%d P=%d NS=%d NP=%d\n",
		smc->read_cycle, smc->nrd_setup, smc->nrd_pulse,
		smc->ncs_read_setup, smc->ncs_read_pulse);

	/* Finally, configure the SMC */
	return smc_set_configuration(info->cs, smc);
}

/*
 * Procedures for libATA.
 */
static void pata_at32_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	struct ata_timing timing;
	struct at32_ide_info *info = ap->host->private_data;

	int ret;

	/* Compute ATA timing */
	ret = ata_timing_compute(adev, adev->pio_mode, &timing, 1000, 0);
	if (ret) {
		dev_warn(ap->dev, "Failed to compute ATA timing %d\n", ret);
		return;
	}

	/* Setup SMC to ATA timing */
	ret = pata_at32_setup_timing(ap->dev, info, &timing);
	if (ret) {
		dev_warn(ap->dev, "Failed to setup ATA timing %d\n", ret);
		return;
	}
}

static struct scsi_host_template at32_sht = {
	.module			= THIS_MODULE,
	.name			= DRV_NAME,
	.ioctl			= ata_scsi_ioctl,
	.queuecommand		= ata_scsi_queuecmd,
	.can_queue		= ATA_DEF_QUEUE,
	.this_id		= ATA_SHT_THIS_ID,
	.sg_tablesize		= LIBATA_MAX_PRD,
	.cmd_per_lun		= ATA_SHT_CMD_PER_LUN,
	.emulated		= ATA_SHT_EMULATED,
	.use_clustering		= ATA_SHT_USE_CLUSTERING,
	.proc_name		= DRV_NAME,
	.dma_boundary		= ATA_DMA_BOUNDARY,
	.slave_configure	= ata_scsi_slave_config,
	.slave_destroy		= ata_scsi_slave_destroy,
	.bios_param		= ata_std_bios_param,
};

static struct ata_port_operations at32_port_ops = {
	.set_piomode		= pata_at32_set_piomode,
	.tf_load		= ata_tf_load,
	.tf_read		= ata_tf_read,
	.exec_command		= ata_exec_command,
	.check_status		= ata_check_status,
	.dev_select		= ata_std_dev_select,

	.freeze			= ata_bmdma_freeze,
	.thaw			= ata_bmdma_thaw,
	.error_handler		= ata_bmdma_error_handler,
	.post_internal_cmd	= ata_bmdma_post_internal_cmd,
	.cable_detect		= ata_cable_40wire,

	.qc_prep		= ata_qc_prep,
	.qc_issue		= ata_qc_issue_prot,

	.data_xfer		= ata_data_xfer,

	.irq_clear		= ata_noop_irq_clear,
	.irq_on			= ata_irq_on,

	.port_start		= ata_sff_port_start,
};

static int __init pata_at32_init_one(struct device *dev,
				     struct at32_ide_info *info)
{
	struct ata_host *host;
	struct ata_port *ap;

	host = ata_host_alloc(dev, 1);
	if (!host)
		return -ENOMEM;

	ap = host->ports[0];

	/* Setup ATA bindings */
	ap->ops	     = &at32_port_ops;
	ap->pio_mask = PIO_MASK;
	ap->flags   |= ATA_FLAG_MMIO | ATA_FLAG_SLAVE_POSS;

	/*
	 * Since all 8-bit taskfile transfers has to go on the lower
	 * byte of the data bus and there is a bug in the SMC that
	 * makes it impossible to alter the bus width during runtime,
	 * we need to hardwire the address signals as follows:
	 *
	 *	A_IDE(2:0) <= A_EBI(3:1)
	 *
	 * This makes all addresses on the EBI even, thus all data
	 * will be on the lower byte of the data bus.  All addresses
	 * used by libATA need to be altered according to this.
	 */
	ap->ioaddr.altstatus_addr = info->alt_addr + (0x06 << 1);
	ap->ioaddr.ctl_addr	  = info->alt_addr + (0x06 << 1);

	ap->ioaddr.data_addr	  = info->ide_addr + (ATA_REG_DATA << 1);
	ap->ioaddr.error_addr	  = info->ide_addr + (ATA_REG_ERR << 1);
	ap->ioaddr.feature_addr	  = info->ide_addr + (ATA_REG_FEATURE << 1);
	ap->ioaddr.nsect_addr	  = info->ide_addr + (ATA_REG_NSECT << 1);
	ap->ioaddr.lbal_addr	  = info->ide_addr + (ATA_REG_LBAL << 1);
	ap->ioaddr.lbam_addr	  = info->ide_addr + (ATA_REG_LBAM << 1);
	ap->ioaddr.lbah_addr	  = info->ide_addr + (ATA_REG_LBAH << 1);
	ap->ioaddr.device_addr	  = info->ide_addr + (ATA_REG_DEVICE << 1);
	ap->ioaddr.status_addr	  = info->ide_addr + (ATA_REG_STATUS << 1);
	ap->ioaddr.command_addr	  = info->ide_addr + (ATA_REG_CMD << 1);

	/* Set info as private data of ATA host */
	host->private_data = info;

	/* Register ATA device and return */
	return ata_host_activate(host, info->irq, ata_interrupt,
				 IRQF_SHARED | IRQF_TRIGGER_RISING,
				 &at32_sht);
}

/*
 * This function may come in handy for people analyzing their own
 * EBI -> PATA adaptors.
 */
#ifdef DEBUG_BUS

static void __init pata_at32_debug_bus(struct device *dev,
				       struct at32_ide_info *info)
{
	const int d1 = 0xff;
	const int d2 = 0x00;

	int i;

	/* Write 8-bit values (registers) */
	iowrite8(d1, info->alt_addr + (0x06 << 1));
	iowrite8(d2, info->alt_addr + (0x06 << 1));

	for (i = 0; i < 8; i++) {
		iowrite8(d1, info->ide_addr + (i << 1));
		iowrite8(d2, info->ide_addr + (i << 1));
	}

	/* Write 16 bit values (data) */
	iowrite16(d1,	   info->ide_addr);
	iowrite16(d1 << 8, info->ide_addr);

	iowrite16(d1,	   info->ide_addr);
	iowrite16(d1 << 8, info->ide_addr);
}

#endif

static int __init pata_at32_probe(struct platform_device *pdev)
{
	const struct ata_timing initial_timing =
		{XFER_PIO_0, 70, 290, 240, 600, 165, 150, 600, 0};

	struct device		 *dev = &pdev->dev;
	struct at32_ide_info	 *info;
	struct ide_platform_data *board = pdev->dev.platform_data;
	struct resource		 *res;

	int irq;
	int ret;

	if (!board)
		return -ENXIO;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res)
		return -ENXIO;

	/* Retrive IRQ */
	irq = platform_get_irq(pdev, 0);
	if (irq < 0)
		return irq;

	/* Setup struct containing private information */
	info = kzalloc(sizeof(struct at32_ide_info), GFP_KERNEL);
	if (!info)
		return -ENOMEM;

	memset(info, 0, sizeof(struct at32_ide_info));

	info->irq = irq;
	info->cs  = board->cs;

	/* Request memory resources */
	info->res_ide.start = res->start + CF_IDE_OFFSET;
	info->res_ide.end   = info->res_ide.start + CF_RES_SIZE - 1;
	info->res_ide.name  = "ide";
	info->res_ide.flags = IORESOURCE_MEM;

	ret = request_resource(res, &info->res_ide);
	if (ret)
		goto err_req_res_ide;

	info->res_alt.start = res->start + CF_ALT_IDE_OFFSET;
	info->res_alt.end   = info->res_alt.start + CF_RES_SIZE - 1;
	info->res_alt.name  = "alt";
	info->res_alt.flags = IORESOURCE_MEM;

	ret = request_resource(res, &info->res_alt);
	if (ret)
		goto err_req_res_alt;

	/* Setup non-timing elements of SMC */
	info->smc.bus_width	 = 2; /* 16 bit data bus */
	info->smc.nrd_controlled = 1; /* Sample data on rising edge of NRD */
	info->smc.nwe_controlled = 0; /* Drive data on falling edge of NCS */
	info->smc.nwait_mode	 = 3; /* NWAIT is in READY mode */
	info->smc.byte_write	 = 0; /* Byte select access type */
	info->smc.tdf_mode	 = 0; /* TDF optimization disabled */
	info->smc.tdf_cycles	 = 0; /* No TDF wait cycles */

	/* Setup SMC to ATA timing */
	ret = pata_at32_setup_timing(dev, info, &initial_timing);
	if (ret)
		goto err_setup_timing;

	/* Map ATA address space */
	ret = -ENOMEM;
	info->ide_addr = devm_ioremap(dev, info->res_ide.start, 16);
	info->alt_addr = devm_ioremap(dev, info->res_alt.start, 16);
	if (!info->ide_addr || !info->alt_addr)
		goto err_ioremap;

#ifdef DEBUG_BUS
	pata_at32_debug_bus(dev, info);
#endif

	/* Setup and register ATA device */
	ret = pata_at32_init_one(dev, info);
	if (ret)
		goto err_ata_device;

	return 0;

 err_ata_device:
 err_ioremap:
 err_setup_timing:
	release_resource(&info->res_alt);
 err_req_res_alt:
	release_resource(&info->res_ide);
 err_req_res_ide:
	kfree(info);

	return ret;
}

static int __exit pata_at32_remove(struct platform_device *pdev)
{
	struct ata_host *host = platform_get_drvdata(pdev);
	struct at32_ide_info *info;

	if (!host)
		return 0;

	info = host->private_data;
	ata_host_detach(host);

	if (!info)
		return 0;

	release_resource(&info->res_ide);
	release_resource(&info->res_alt);

	kfree(info);

	return 0;
}

static struct platform_driver pata_at32_driver = {
	.remove	       = __exit_p(pata_at32_remove),
	.driver	       = {
		.name  = "at32_ide",
		.owner = THIS_MODULE,
	},
};

static int __init pata_at32_init(void)
{
	return platform_driver_probe(&pata_at32_driver, pata_at32_probe);
}

static void __exit pata_at32_exit(void)
{
	platform_driver_unregister(&pata_at32_driver);
}

module_init(pata_at32_init);
module_exit(pata_at32_exit);

MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("AVR32 SMC/CFC PATA Driver");
MODULE_AUTHOR("Kristoffer Nyborg Gregertsen <kngregertsen@norway.atmel.com>");
MODULE_VERSION(DRV_VERSION);
Commit	Line	Data
7c9ef8e4 KNG	1	/*
	2	* AVR32 SMC/CFC PATA Driver
	3	*
	4	* Copyright (C) 2007 Atmel Norway
	5	*
	6	* This program is free software; you can redistribute it and/or
	7	* modify it under the terms of the GNU General Public License version
	8	* 2 as published by the Free Software Foundation.
	9	*/
	10
	11	#define DEBUG
	12
	13	#include <linux/kernel.h>
	14	#include <linux/module.h>
	15	#include <linux/init.h>
	16	#include <linux/device.h>
	17	#include <linux/platform_device.h>
	18	#include <linux/delay.h>
	19	#include <linux/interrupt.h>
	20	#include <linux/irq.h>
	21	#include <scsi/scsi_host.h>
	22	#include <linux/ata.h>
	23	#include <linux/libata.h>
	24	#include <linux/err.h>
	25	#include <linux/io.h>
	26
	27	#include <asm/arch/board.h>
	28	#include <asm/arch/smc.h>
	29
	30	#define DRV_NAME "pata_at32"
1c20a493	31	#define DRV_VERSION "0.0.3"
7c9ef8e4 KNG	32
	33	/*
	34	* CompactFlash controller memory layout relative to the base address:
	35	*
	36	* Attribute memory: 0000 0000 -> 003f ffff
	37	* Common memory: 0040 0000 -> 007f ffff
	38	* I/O memory: 0080 0000 -> 00bf ffff
	39	* True IDE Mode: 00c0 0000 -> 00df ffff
	40	* Alt IDE Mode: 00e0 0000 -> 00ff ffff
	41	*
	42	* Only True IDE and Alt True IDE mode are needed for this driver.
	43	*
	44	* True IDE mode => CS0 = 0, CS1 = 1 (cmd, error, stat, etc)
	45	* Alt True IDE mode => CS0 = 1, CS1 = 0 (ctl, alt_stat)
	46	*/
	47	#define CF_IDE_OFFSET 0x00c00000
	48	#define CF_ALT_IDE_OFFSET 0x00e00000
	49	#define CF_RES_SIZE 2048
	50
	51	/*
	52	* Define DEBUG_BUS if you are doing debugging of your own EBI -> PATA
	53	* adaptor with a logic analyzer or similar.
	54	*/
	55	#undef DEBUG_BUS
	56
	57	/*
	58	* ATA PIO modes
	59	*
	60	* Name \| Mb/s \| Min cycle time \| Mask
	61	* --------+-------+----------------+--------
	62	* Mode 0 \| 3.3 \| 600 ns \| 0x01
	63	* Mode 1 \| 5.2 \| 383 ns \| 0x03
	64	* Mode 2 \| 8.3 \| 240 ns \| 0x07
	65	* Mode 3 \| 11.1 \| 180 ns \| 0x0f
	66	* Mode 4 \| 16.7 \| 120 ns \| 0x1f
1c20a493 KNG	67	*
1c20a493 KNG	68	* Alter PIO_MASK below according to table to set maximal PIO mode.
7c9ef8e4 KNG	69	*/
	70	#define PIO_MASK (0x1f)
	71
	72	/*
	73	* Struct containing private information about device.
	74	*/
	75	struct at32_ide_info {
	76	unsigned int irq;
	77	struct resource res_ide;
	78	struct resource res_alt;
	79	void __iomem *ide_addr;
	80	void __iomem *alt_addr;
	81	unsigned int cs;
	82	struct smc_config smc;
	83	};
	84
	85	/*
	86	* Setup SMC for the given ATA timing.
	87	*/
	88	static int pata_at32_setup_timing(struct device *dev,
	89	struct at32_ide_info *info,
1c20a493	90	const struct ata_timing *ata)
7c9ef8e4	91	{
7c9ef8e4	92	struct smc_config *smc = &info->smc;
1c20a493	93	struct smc_timing timing;
7c9ef8e4 KNG	94
	95	int active;
	96	int recover;
	97
1c20a493 KNG	98	memset(&timing, 0, sizeof(struct smc_timing));
1c20a493 KNG	99
7c9ef8e4	100	/* Total cycle time */
1c20a493	101	timing.read_cycle = ata->cyc8b;
7c9ef8e4 KNG	102
7c9ef8e4 KNG	103	/* DIOR <= CFIOR timings */
1c20a493 KNG	104	timing.nrd_setup = ata->setup;
	105	timing.nrd_pulse = ata->act8b;
	106	timing.nrd_recover = ata->rec8b;
	107
	108	/* Convert nanosecond timing to clock cycles */
	109	smc_set_timing(smc, &timing);
7c9ef8e4	110
1c20a493 KNG	111	/* Add one extra cycle setup due to signal ring */
	112	smc->nrd_setup = smc->nrd_setup + 1;
	113
	114	active = smc->nrd_setup + smc->nrd_pulse;
7c9ef8e4 KNG	115	recover = smc->read_cycle - active;
7c9ef8e4 KNG	116
1c20a493 KNG	117	/* Need at least two cycles recovery */
	118	if (recover < 2)
	119	smc->read_cycle = active + 2;
7c9ef8e4 KNG	120
7c9ef8e4 KNG	121	/* (CS0, CS1, DIR, OE) <= (CFCE1, CFCE2, CFRNW, NCSX) timings */
1c20a493 KNG	122	smc->ncs_read_setup = 1;
1c20a493 KNG	123	smc->ncs_read_pulse = smc->read_cycle - 2;
7c9ef8e4 KNG	124
	125	/* Write timings same as read timings */
	126	smc->write_cycle = smc->read_cycle;
	127	smc->nwe_setup = smc->nrd_setup;
	128	smc->nwe_pulse = smc->nrd_pulse;
	129	smc->ncs_write_setup = smc->ncs_read_setup;
	130	smc->ncs_write_pulse = smc->ncs_read_pulse;
	131
1c20a493 KNG	132	/* Do some debugging output of ATA and SMC timings */
	133	dev_dbg(dev, "ATA: C=%d S=%d P=%d R=%d\n",
	134	ata->cyc8b, ata->setup, ata->act8b, ata->rec8b);
	135
	136	dev_dbg(dev, "SMC: C=%d S=%d P=%d NS=%d NP=%d\n",
7c9ef8e4	137	smc->read_cycle, smc->nrd_setup, smc->nrd_pulse,
1c20a493	138	smc->ncs_read_setup, smc->ncs_read_pulse);
7c9ef8e4 KNG	139
	140	/* Finally, configure the SMC */
	141	return smc_set_configuration(info->cs, smc);
	142	}
	143
	144	/*
	145	* Procedures for libATA.
	146	*/
	147	static void pata_at32_set_piomode(struct ata_port ap, struct ata_device adev)
	148	{
	149	struct ata_timing timing;
	150	struct at32_ide_info *info = ap->host->private_data;
	151
	152	int ret;
	153
	154	/* Compute ATA timing */
	155	ret = ata_timing_compute(adev, adev->pio_mode, &timing, 1000, 0);
	156	if (ret) {
	157	dev_warn(ap->dev, "Failed to compute ATA timing %d\n", ret);
	158	return;
	159	}
	160
	161	/* Setup SMC to ATA timing */
	162	ret = pata_at32_setup_timing(ap->dev, info, &timing);
	163	if (ret) {
	164	dev_warn(ap->dev, "Failed to setup ATA timing %d\n", ret);
	165	return;
	166	}
	167	}
	168
7c9ef8e4 KNG	169	static struct scsi_host_template at32_sht = {
	170	.module = THIS_MODULE,
	171	.name = DRV_NAME,
	172	.ioctl = ata_scsi_ioctl,
	173	.queuecommand = ata_scsi_queuecmd,
	174	.can_queue = ATA_DEF_QUEUE,
	175	.this_id = ATA_SHT_THIS_ID,
	176	.sg_tablesize = LIBATA_MAX_PRD,
	177	.cmd_per_lun = ATA_SHT_CMD_PER_LUN,
	178	.emulated = ATA_SHT_EMULATED,
	179	.use_clustering = ATA_SHT_USE_CLUSTERING,
	180	.proc_name = DRV_NAME,
	181	.dma_boundary = ATA_DMA_BOUNDARY,
	182	.slave_configure = ata_scsi_slave_config,
	183	.slave_destroy = ata_scsi_slave_destroy,
	184	.bios_param = ata_std_bios_param,
	185	};
	186
	187	static struct ata_port_operations at32_port_ops = {
7c9ef8e4 KNG	188	.set_piomode = pata_at32_set_piomode,
	189	.tf_load = ata_tf_load,
	190	.tf_read = ata_tf_read,
	191	.exec_command = ata_exec_command,
	192	.check_status = ata_check_status,
	193	.dev_select = ata_std_dev_select,
	194
	195	.freeze = ata_bmdma_freeze,
	196	.thaw = ata_bmdma_thaw,
	197	.error_handler = ata_bmdma_error_handler,
	198	.post_internal_cmd = ata_bmdma_post_internal_cmd,
	199	.cable_detect = ata_cable_40wire,
	200
	201	.qc_prep = ata_qc_prep,
	202	.qc_issue = ata_qc_issue_prot,
	203
	204	.data_xfer = ata_data_xfer,
	205
358f9a77	206	.irq_clear = ata_noop_irq_clear,
7c9ef8e4	207	.irq_on = ata_irq_on,
7c9ef8e4 KNG	208
	209	.port_start = ata_sff_port_start,
	210	};
	211
	212	static int __init pata_at32_init_one(struct device *dev,
	213	struct at32_ide_info *info)
	214	{
	215	struct ata_host *host;
	216	struct ata_port *ap;
	217
	218	host = ata_host_alloc(dev, 1);
	219	if (!host)
	220	return -ENOMEM;
	221
	222	ap = host->ports[0];
	223
	224	/* Setup ATA bindings */
	225	ap->ops = &at32_port_ops;
	226	ap->pio_mask = PIO_MASK;
1c20a493	227	ap->flags \|= ATA_FLAG_MMIO \| ATA_FLAG_SLAVE_POSS;
7c9ef8e4 KNG	228
	229	/*
	230	* Since all 8-bit taskfile transfers has to go on the lower
	231	* byte of the data bus and there is a bug in the SMC that
	232	* makes it impossible to alter the bus width during runtime,
	233	* we need to hardwire the address signals as follows:
	234	*
	235	* A_IDE(2:0) <= A_EBI(3:1)
	236	*
	237	* This makes all addresses on the EBI even, thus all data
	238	* will be on the lower byte of the data bus. All addresses
	239	* used by libATA need to be altered according to this.
	240	*/
	241	ap->ioaddr.altstatus_addr = info->alt_addr + (0x06 << 1);
	242	ap->ioaddr.ctl_addr = info->alt_addr + (0x06 << 1);
	243
	244	ap->ioaddr.data_addr = info->ide_addr + (ATA_REG_DATA << 1);
	245	ap->ioaddr.error_addr = info->ide_addr + (ATA_REG_ERR << 1);
	246	ap->ioaddr.feature_addr = info->ide_addr + (ATA_REG_FEATURE << 1);
	247	ap->ioaddr.nsect_addr = info->ide_addr + (ATA_REG_NSECT << 1);
	248	ap->ioaddr.lbal_addr = info->ide_addr + (ATA_REG_LBAL << 1);
	249	ap->ioaddr.lbam_addr = info->ide_addr + (ATA_REG_LBAM << 1);
	250	ap->ioaddr.lbah_addr = info->ide_addr + (ATA_REG_LBAH << 1);
	251	ap->ioaddr.device_addr = info->ide_addr + (ATA_REG_DEVICE << 1);
	252	ap->ioaddr.status_addr = info->ide_addr + (ATA_REG_STATUS << 1);
	253	ap->ioaddr.command_addr = info->ide_addr + (ATA_REG_CMD << 1);
	254
	255	/* Set info as private data of ATA host */
	256	host->private_data = info;
	257
	258	/* Register ATA device and return */
	259	return ata_host_activate(host, info->irq, ata_interrupt,
	260	IRQF_SHARED \| IRQF_TRIGGER_RISING,
	261	&at32_sht);
	262	}
	263
	264	/*
	265	* This function may come in handy for people analyzing their own
	266	* EBI -> PATA adaptors.
	267	*/
	268	#ifdef DEBUG_BUS
	269
	270	static void __init pata_at32_debug_bus(struct device *dev,
	271	struct at32_ide_info *info)
	272	{
	273	const int d1 = 0xff;
	274	const int d2 = 0x00;
	275
	276	int i;
	277
	278	/* Write 8-bit values (registers) */
	279	iowrite8(d1, info->alt_addr + (0x06 << 1));
	280	iowrite8(d2, info->alt_addr + (0x06 << 1));
	281
	282	for (i = 0; i < 8; i++) {
	283	iowrite8(d1, info->ide_addr + (i << 1));
	284	iowrite8(d2, info->ide_addr + (i << 1));
	285	}
	286
	287	/* Write 16 bit values (data) */
	288	iowrite16(d1, info->ide_addr);
	289	iowrite16(d1 << 8, info->ide_addr);
	290
	291	iowrite16(d1, info->ide_addr);
292	iowrite16(d1 << 8, info->ide_addr);
293	}
294
295	#endif
296
297	static int __init pata_at32_probe(struct platform_device *pdev)
298	{
299	const struct ata_timing initial_timing =
300	{XFER_PIO_0, 70, 290, 240, 600, 165, 150, 600, 0};
301
302	struct device *dev = &pdev->dev;
303	struct at32_ide_info *info;
304	struct ide_platform_data *board = pdev->dev.platform_data;
305	struct resource *res;
306
307	int irq;
308	int ret;
309
310	if (!board)
311	return -ENXIO;
312
313	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
314	if (!res)
315	return -ENXIO;
316
317	/* Retrive IRQ */
318	irq = platform_get_irq(pdev, 0);
319	if (irq < 0)
320	return irq;
321
1967b7ff	322	/* Setup struct containing private information */
7c9ef8e4 KNG	323	info = kzalloc(sizeof(struct at32_ide_info), GFP_KERNEL);
	324	if (!info)
	325	return -ENOMEM;
	326
	327	memset(info, 0, sizeof(struct at32_ide_info));
	328
	329	info->irq = irq;
	330	info->cs = board->cs;
	331
	332	/* Request memory resources */
	333	info->res_ide.start = res->start + CF_IDE_OFFSET;
	334	info->res_ide.end = info->res_ide.start + CF_RES_SIZE - 1;
	335	info->res_ide.name = "ide";
	336	info->res_ide.flags = IORESOURCE_MEM;
	337
	338	ret = request_resource(res, &info->res_ide);
	339	if (ret)
	340	goto err_req_res_ide;
	341
	342	info->res_alt.start = res->start + CF_ALT_IDE_OFFSET;
	343	info->res_alt.end = info->res_alt.start + CF_RES_SIZE - 1;
	344	info->res_alt.name = "alt";
	345	info->res_alt.flags = IORESOURCE_MEM;
	346
	347	ret = request_resource(res, &info->res_alt);
	348	if (ret)
	349	goto err_req_res_alt;
	350
	351	/* Setup non-timing elements of SMC */
	352	info->smc.bus_width = 2; /* 16 bit data bus */
	353	info->smc.nrd_controlled = 1; /* Sample data on rising edge of NRD */
	354	info->smc.nwe_controlled = 0; /* Drive data on falling edge of NCS */
	355	info->smc.nwait_mode = 3; /* NWAIT is in READY mode */
	356	info->smc.byte_write = 0; /* Byte select access type */
	357	info->smc.tdf_mode = 0; /* TDF optimization disabled */
	358	info->smc.tdf_cycles = 0; /* No TDF wait cycles */
	359
1c20a493	360	/* Setup SMC to ATA timing */
7c9ef8e4 KNG	361	ret = pata_at32_setup_timing(dev, info, &initial_timing);
	362	if (ret)
	363	goto err_setup_timing;
	364
1c20a493	365	/* Map ATA address space */
7c9ef8e4 KNG	366	ret = -ENOMEM;
	367	info->ide_addr = devm_ioremap(dev, info->res_ide.start, 16);
	368	info->alt_addr = devm_ioremap(dev, info->res_alt.start, 16);
	369	if (!info->ide_addr \|\| !info->alt_addr)
	370	goto err_ioremap;
	371
	372	#ifdef DEBUG_BUS
	373	pata_at32_debug_bus(dev, info);
	374	#endif
	375
1c20a493	376	/* Setup and register ATA device */
7c9ef8e4 KNG	377	ret = pata_at32_init_one(dev, info);
	378	if (ret)
	379	goto err_ata_device;
	380
	381	return 0;
	382
	383	err_ata_device:
	384	err_ioremap:
	385	err_setup_timing:
	386	release_resource(&info->res_alt);
	387	err_req_res_alt:
	388	release_resource(&info->res_ide);
	389	err_req_res_ide:
	390	kfree(info);
	391
	392	return ret;
	393	}
	394
	395	static int __exit pata_at32_remove(struct platform_device *pdev)
	396	{
	397	struct ata_host *host = platform_get_drvdata(pdev);
	398	struct at32_ide_info *info;
	399
	400	if (!host)
	401	return 0;
	402
	403	info = host->private_data;
	404	ata_host_detach(host);
	405
	406	if (!info)
	407	return 0;
	408
	409	release_resource(&info->res_ide);
	410	release_resource(&info->res_alt);
	411
	412	kfree(info);
	413
	414	return 0;
	415	}
	416
	417	static struct platform_driver pata_at32_driver = {
	418	.remove = __exit_p(pata_at32_remove),
	419	.driver = {
	420	.name = "at32_ide",
	421	.owner = THIS_MODULE,
	422	},
	423	};
	424
	425	static int __init pata_at32_init(void)
	426	{
	427	return platform_driver_probe(&pata_at32_driver, pata_at32_probe);
	428	}
	429
	430	static void __exit pata_at32_exit(void)
	431	{
	432	platform_driver_unregister(&pata_at32_driver);
	433	}
	434
	435	module_init(pata_at32_init);
	436	module_exit(pata_at32_exit);
	437
	438	MODULE_LICENSE("GPL");
	439	MODULE_DESCRIPTION("AVR32 SMC/CFC PATA Driver");
	440	MODULE_AUTHOR("Kristoffer Nyborg Gregertsen <kngregertsen@norway.atmel.com>");
441	MODULE_VERSION(DRV_VERSION);