]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/ata/pata_ali.c
[libata] PATA: Update experimental tags
[net-next-2.6.git] / drivers / ata / pata_ali.c
CommitLineData
669a5db4
JG
1/*
2 * pata_ali.c - ALI 15x3 PATA for new ATA layer
3 * (C) 2005 Red Hat Inc
669a5db4
JG
4 *
5 * based in part upon
6 * linux/drivers/ide/pci/alim15x3.c Version 0.17 2003/01/02
7 *
8 * Copyright (C) 1998-2000 Michel Aubry, Maintainer
9 * Copyright (C) 1998-2000 Andrzej Krzysztofowicz, Maintainer
10 * Copyright (C) 1999-2000 CJ, cjtsai@ali.com.tw, Maintainer
11 *
12 * Copyright (C) 1998-2000 Andre Hedrick (andre@linux-ide.org)
13 * May be copied or modified under the terms of the GNU General Public License
14 * Copyright (C) 2002 Alan Cox <alan@redhat.com>
15 * ALi (now ULi M5228) support by Clear Zhang <Clear.Zhang@ali.com.tw>
16 *
17 * Documentation
18 * Chipset documentation available under NDA only
19 *
20 * TODO/CHECK
21 * Cannot have ATAPI on both master & slave for rev < c2 (???) but
1b2c357c
AC
22 * otherwise should do atapi DMA (For now for old we do PIO only for
23 * ATAPI)
24 * Review Sunblade workaround.
669a5db4
JG
25 */
26
27#include <linux/kernel.h>
28#include <linux/module.h>
29#include <linux/pci.h>
30#include <linux/init.h>
31#include <linux/blkdev.h>
32#include <linux/delay.h>
33#include <scsi/scsi_host.h>
34#include <linux/libata.h>
35#include <linux/dmi.h>
36
37#define DRV_NAME "pata_ali"
fc80902f 38#define DRV_VERSION "0.7.8"
669a5db4 39
1892225f 40static int ali_atapi_dma = 0;
8243e636
TH
41module_param_named(atapi_dma, ali_atapi_dma, int, 0644);
42MODULE_PARM_DESC(atapi_dma, "Enable ATAPI DMA (0=disable, 1=enable)");
43
bc42b24e 44static struct pci_dev *ali_isa_bridge;
1b2c357c 45
669a5db4
JG
46/*
47 * Cable special cases
48 */
49
1855256c 50static const struct dmi_system_id cable_dmi_table[] = {
669a5db4
JG
51 {
52 .ident = "HP Pavilion N5430",
53 .matches = {
54 DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"),
5c8d5201 55 DMI_MATCH(DMI_BOARD_VERSION, "OmniBook N32N-736"),
669a5db4
JG
56 },
57 },
03e6f489
DE
58 {
59 .ident = "Toshiba Satelite S1800-814",
60 .matches = {
61 DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"),
62 DMI_MATCH(DMI_PRODUCT_NAME, "S1800-814"),
63 },
64 },
669a5db4
JG
65 { }
66};
67
68static int ali_cable_override(struct pci_dev *pdev)
69{
70 /* Fujitsu P2000 */
71 if (pdev->subsystem_vendor == 0x10CF && pdev->subsystem_device == 0x10AF)
72 return 1;
8f59a13a 73 /* Mitac 8317 (Winbook-A) and relatives */
11b7becc 74 if (pdev->subsystem_vendor == 0x1071 && pdev->subsystem_device == 0x8317)
8f59a13a 75 return 1;
669a5db4
JG
76 /* Systems by DMI */
77 if (dmi_check_system(cable_dmi_table))
78 return 1;
79 return 0;
80}
81
82/**
83 * ali_c2_cable_detect - cable detection
84 * @ap: ATA port
85 *
86 * Perform cable detection for C2 and later revisions
87 */
88
89static int ali_c2_cable_detect(struct ata_port *ap)
90{
91 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
92 u8 ata66;
93
94 /* Certain laptops use short but suitable cables and don't
95 implement the detect logic */
96
97 if (ali_cable_override(pdev))
fc085150 98 return ATA_CBL_PATA40_SHORT;
669a5db4
JG
99
100 /* Host view cable detect 0x4A bit 0 primary bit 1 secondary
101 Bit set for 40 pin */
102 pci_read_config_byte(pdev, 0x4A, &ata66);
103 if (ata66 & (1 << ap->port_no))
104 return ATA_CBL_PATA40;
105 else
106 return ATA_CBL_PATA80;
107}
108
669a5db4
JG
109/**
110 * ali_20_filter - filter for earlier ALI DMA
111 * @ap: ALi ATA port
112 * @adev: attached device
113 *
114 * Ensure that we do not do DMA on CD devices. We may be able to
115 * fix that later on. Also ensure we do not do UDMA on WDC drives
116 */
117
a76b62ca 118static unsigned long ali_20_filter(struct ata_device *adev, unsigned long mask)
669a5db4 119{
8bfa79fc 120 char model_num[ATA_ID_PROD_LEN + 1];
669a5db4
JG
121 /* No DMA on anything but a disk for now */
122 if (adev->class != ATA_DEV_ATA)
123 mask &= ~(ATA_MASK_MWDMA | ATA_MASK_UDMA);
8bfa79fc 124 ata_id_c_string(adev->id, model_num, ATA_ID_PROD, sizeof(model_num));
669a5db4
JG
125 if (strstr(model_num, "WDC"))
126 return mask &= ~ATA_MASK_UDMA;
9363c382 127 return ata_bmdma_mode_filter(adev, mask);
669a5db4
JG
128}
129
130/**
131 * ali_fifo_control - FIFO manager
132 * @ap: ALi channel to control
133 * @adev: device for FIFO control
134 * @on: 0 for off 1 for on
135 *
136 * Enable or disable the FIFO on a given device. Because of the way the
137 * ALi FIFO works it provides a boost on ATA disk but can be confused by
138 * ATAPI and we must therefore manage it.
139 */
140
141static void ali_fifo_control(struct ata_port *ap, struct ata_device *adev, int on)
142{
143 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
144 int pio_fifo = 0x54 + ap->port_no;
145 u8 fifo;
146 int shift = 4 * adev->devno;
147
148 /* ATA - FIFO on set nibble to 0x05, ATAPI - FIFO off, set nibble to
149 0x00. Not all the docs agree but the behaviour we now use is the
150 one stated in the BIOS Programming Guide */
85cd7251 151
669a5db4
JG
152 pci_read_config_byte(pdev, pio_fifo, &fifo);
153 fifo &= ~(0x0F << shift);
871af121 154 fifo |= (on << shift);
669a5db4
JG
155 pci_write_config_byte(pdev, pio_fifo, fifo);
156}
157
158/**
159 * ali_program_modes - load mode registers
160 * @ap: ALi channel to load
161 * @adev: Device the timing is for
162 * @cmd: Command timing
163 * @data: Data timing
164 * @ultra: UDMA timing or zero for off
165 *
166 * Loads the timing registers for cmd/data and disable UDMA if
167 * ultra is zero. If ultra is set then load and enable the UDMA
168 * timing but do not touch the command/data timing.
169 */
170
171static void ali_program_modes(struct ata_port *ap, struct ata_device *adev, struct ata_timing *t, u8 ultra)
172{
173 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
174 int cas = 0x58 + 4 * ap->port_no; /* Command timing */
175 int cbt = 0x59 + 4 * ap->port_no; /* Command timing */
176 int drwt = 0x5A + 4 * ap->port_no + adev->devno; /* R/W timing */
177 int udmat = 0x56 + ap->port_no; /* UDMA timing */
178 int shift = 4 * adev->devno;
179 u8 udma;
180
181 if (t != NULL) {
07633b5d
HH
182 t->setup = clamp_val(t->setup, 1, 8) & 7;
183 t->act8b = clamp_val(t->act8b, 1, 8) & 7;
184 t->rec8b = clamp_val(t->rec8b, 1, 16) & 15;
185 t->active = clamp_val(t->active, 1, 8) & 7;
186 t->recover = clamp_val(t->recover, 1, 16) & 15;
669a5db4
JG
187
188 pci_write_config_byte(pdev, cas, t->setup);
189 pci_write_config_byte(pdev, cbt, (t->act8b << 4) | t->rec8b);
190 pci_write_config_byte(pdev, drwt, (t->active << 4) | t->recover);
191 }
192
193 /* Set up the UDMA enable */
194 pci_read_config_byte(pdev, udmat, &udma);
195 udma &= ~(0x0F << shift);
196 udma |= ultra << shift;
197 pci_write_config_byte(pdev, udmat, udma);
198}
199
200/**
201 * ali_set_piomode - set initial PIO mode data
202 * @ap: ATA interface
203 * @adev: ATA device
204 *
205 * Program the ALi registers for PIO mode. FIXME: add timings for
206 * PIO5.
207 */
208
209static void ali_set_piomode(struct ata_port *ap, struct ata_device *adev)
210{
211 struct ata_device *pair = ata_dev_pair(adev);
212 struct ata_timing t;
213 unsigned long T = 1000000000 / 33333; /* PCI clock based */
214
215 ata_timing_compute(adev, adev->pio_mode, &t, T, 1);
216 if (pair) {
217 struct ata_timing p;
218 ata_timing_compute(pair, pair->pio_mode, &p, T, 1);
219 ata_timing_merge(&p, &t, &t, ATA_TIMING_SETUP|ATA_TIMING_8BIT);
220 if (pair->dma_mode) {
221 ata_timing_compute(pair, pair->dma_mode, &p, T, 1);
222 ata_timing_merge(&p, &t, &t, ATA_TIMING_SETUP|ATA_TIMING_8BIT);
223 }
224 }
225
226 /* PIO FIFO is only permitted on ATA disk */
227 if (adev->class != ATA_DEV_ATA)
228 ali_fifo_control(ap, adev, 0x00);
229 ali_program_modes(ap, adev, &t, 0);
230 if (adev->class == ATA_DEV_ATA)
231 ali_fifo_control(ap, adev, 0x05);
232
233}
234
235/**
236 * ali_set_dmamode - set initial DMA mode data
237 * @ap: ATA interface
238 * @adev: ATA device
239 *
240 * FIXME: MWDMA timings
241 */
242
243static void ali_set_dmamode(struct ata_port *ap, struct ata_device *adev)
244{
245 static u8 udma_timing[7] = { 0xC, 0xB, 0xA, 0x9, 0x8, 0xF, 0xD };
246 struct ata_device *pair = ata_dev_pair(adev);
247 struct ata_timing t;
248 unsigned long T = 1000000000 / 33333; /* PCI clock based */
249 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
250
251
252 if (adev->class == ATA_DEV_ATA)
253 ali_fifo_control(ap, adev, 0x08);
254
255 if (adev->dma_mode >= XFER_UDMA_0) {
256 ali_program_modes(ap, adev, NULL, udma_timing[adev->dma_mode - XFER_UDMA_0]);
257 if (adev->dma_mode >= XFER_UDMA_3) {
258 u8 reg4b;
259 pci_read_config_byte(pdev, 0x4B, &reg4b);
260 reg4b |= 1;
261 pci_write_config_byte(pdev, 0x4B, reg4b);
262 }
263 } else {
264 ata_timing_compute(adev, adev->dma_mode, &t, T, 1);
265 if (pair) {
266 struct ata_timing p;
267 ata_timing_compute(pair, pair->pio_mode, &p, T, 1);
268 ata_timing_merge(&p, &t, &t, ATA_TIMING_SETUP|ATA_TIMING_8BIT);
269 if (pair->dma_mode) {
270 ata_timing_compute(pair, pair->dma_mode, &p, T, 1);
271 ata_timing_merge(&p, &t, &t, ATA_TIMING_SETUP|ATA_TIMING_8BIT);
272 }
273 }
274 ali_program_modes(ap, adev, &t, 0);
275 }
276}
277
8243e636
TH
278/**
279 * ali_warn_atapi_dma - Warn about ATAPI DMA disablement
280 * @adev: Device
281 *
282 * Whine about ATAPI DMA disablement if @adev is an ATAPI device.
283 * Can be used as ->dev_config.
284 */
285
286static void ali_warn_atapi_dma(struct ata_device *adev)
287{
288 struct ata_eh_context *ehc = &adev->link->eh_context;
289 int print_info = ehc->i.flags & ATA_EHI_PRINTINFO;
290
291 if (print_info && adev->class == ATA_DEV_ATAPI && !ali_atapi_dma) {
292 ata_dev_printk(adev, KERN_WARNING,
c21c8066 293 "WARNING: ATAPI DMA disabled for reliability issues. It can be enabled\n");
8243e636
TH
294 ata_dev_printk(adev, KERN_WARNING,
295 "WARNING: via pata_ali.atapi_dma modparam or corresponding sysfs node.\n");
296 }
297}
298
669a5db4
JG
299/**
300 * ali_lock_sectors - Keep older devices to 255 sector mode
669a5db4
JG
301 * @adev: Device
302 *
303 * Called during the bus probe for each device that is found. We use
304 * this call to lock the sector count of the device to 255 or less on
305 * older ALi controllers. If we didn't do this then large I/O's would
306 * require LBA48 commands which the older ALi requires are issued by
307 * slower PIO methods
308 */
309
cd0d3bbc 310static void ali_lock_sectors(struct ata_device *adev)
669a5db4
JG
311{
312 adev->max_sectors = 255;
8243e636 313 ali_warn_atapi_dma(adev);
669a5db4
JG
314}
315
498222f3
AC
316/**
317 * ali_check_atapi_dma - DMA check for most ALi controllers
318 * @adev: Device
319 *
320 * Called to decide whether commands should be sent by DMA or PIO
321 */
2541d0ca 322
498222f3
AC
323static int ali_check_atapi_dma(struct ata_queued_cmd *qc)
324{
8243e636
TH
325 if (!ali_atapi_dma) {
326 /* FIXME: pata_ali can't do ATAPI DMA reliably but the
327 * IDE alim15x3 driver can. I tried lots of things
328 * but couldn't find what the actual difference was.
329 * If you got an idea, please write it to
330 * linux-ide@vger.kernel.org and cc htejun@gmail.com.
331 *
332 * Disable ATAPI DMA for now.
333 */
334 return -EOPNOTSUPP;
335 }
336
498222f3 337 /* If its not a media command, its not worth it */
4a38e733 338 if (atapi_cmd_type(qc->cdb[0]) == ATAPI_MISC)
498222f3
AC
339 return -EOPNOTSUPP;
340 return 0;
341}
342
fc80902f
AC
343static void ali_c2_c3_postreset(struct ata_link *link, unsigned int *classes)
344{
345 u8 r;
346 int port_bit = 4 << link->ap->port_no;
347
348 /* If our bridge is an ALI 1533 then do the extra work */
bc42b24e 349 if (ali_isa_bridge) {
fc80902f 350 /* Tristate and re-enable the bus signals */
bc42b24e 351 pci_read_config_byte(ali_isa_bridge, 0x58, &r);
fc80902f 352 r &= ~port_bit;
bc42b24e 353 pci_write_config_byte(ali_isa_bridge, 0x58, r);
fc80902f 354 r |= port_bit;
bc42b24e 355 pci_write_config_byte(ali_isa_bridge, 0x58, r);
fc80902f
AC
356 }
357 ata_sff_postreset(link, classes);
358}
359
669a5db4 360static struct scsi_host_template ali_sht = {
68d1d07b 361 ATA_BMDMA_SHT(DRV_NAME),
669a5db4
JG
362};
363
364/*
365 * Port operations for PIO only ALi
366 */
367
368static struct ata_port_operations ali_early_port_ops = {
029cfd6b 369 .inherits = &ata_sff_port_ops,
b723d144 370 .cable_detect = ata_cable_40wire,
029cfd6b 371 .set_piomode = ali_set_piomode,
871af121 372 .sff_data_xfer = ata_sff_data_xfer32,
029cfd6b 373};
669a5db4 374
029cfd6b 375static const struct ata_port_operations ali_dma_base_ops = {
871af121 376 .inherits = &ata_bmdma32_port_ops,
029cfd6b
TH
377 .set_piomode = ali_set_piomode,
378 .set_dmamode = ali_set_dmamode,
669a5db4
JG
379};
380
381/*
382 * Port operations for DMA capable ALi without cable
383 * detect
384 */
385static struct ata_port_operations ali_20_port_ops = {
029cfd6b
TH
386 .inherits = &ali_dma_base_ops,
387 .cable_detect = ata_cable_40wire,
669a5db4 388 .mode_filter = ali_20_filter,
8243e636 389 .check_atapi_dma = ali_check_atapi_dma,
669a5db4 390 .dev_config = ali_lock_sectors,
669a5db4
JG
391};
392
393/*
394 * Port operations for DMA capable ALi with cable detect
395 */
396static struct ata_port_operations ali_c2_port_ops = {
029cfd6b 397 .inherits = &ali_dma_base_ops,
498222f3 398 .check_atapi_dma = ali_check_atapi_dma,
b723d144 399 .cable_detect = ali_c2_cable_detect,
029cfd6b 400 .dev_config = ali_lock_sectors,
fc80902f
AC
401 .postreset = ali_c2_c3_postreset,
402};
403
404/*
405 * Port operations for DMA capable ALi with cable detect
406 */
407static struct ata_port_operations ali_c4_port_ops = {
408 .inherits = &ali_dma_base_ops,
409 .check_atapi_dma = ali_check_atapi_dma,
410 .cable_detect = ali_c2_cable_detect,
411 .dev_config = ali_lock_sectors,
669a5db4
JG
412};
413
414/*
415 * Port operations for DMA capable ALi with cable detect and LBA48
416 */
417static struct ata_port_operations ali_c5_port_ops = {
029cfd6b 418 .inherits = &ali_dma_base_ops,
498222f3 419 .check_atapi_dma = ali_check_atapi_dma,
8243e636 420 .dev_config = ali_warn_atapi_dma,
b723d144 421 .cable_detect = ali_c2_cable_detect,
669a5db4
JG
422};
423
34d8dfb1
AC
424
425/**
426 * ali_init_chipset - chip setup function
427 * @pdev: PCI device of ATA controller
428 *
429 * Perform the setup on the device that must be done both at boot
430 * and at resume time.
431 */
f20b16ff 432
34d8dfb1
AC
433static void ali_init_chipset(struct pci_dev *pdev)
434{
44c10138 435 u8 tmp;
1b2c357c 436 struct pci_dev *north;
34d8dfb1 437
34d8dfb1
AC
438 /*
439 * The chipset revision selects the driver operations and
440 * mode data.
441 */
442
1b2c357c
AC
443 if (pdev->revision <= 0x20) {
444 pci_read_config_byte(pdev, 0x53, &tmp);
445 tmp |= 0x03;
446 pci_write_config_byte(pdev, 0x53, tmp);
447 } else {
448 pci_read_config_byte(pdev, 0x4a, &tmp);
449 pci_write_config_byte(pdev, 0x4a, tmp | 0x20);
34d8dfb1 450 pci_read_config_byte(pdev, 0x4B, &tmp);
1b2c357c
AC
451 if (pdev->revision < 0xC2)
452 /* 1543-E/F, 1543C-C, 1543C-D, 1543C-E */
453 /* Clear CD-ROM DMA write bit */
454 tmp &= 0x7F;
455 /* Cable and UDMA */
456 pci_write_config_byte(pdev, 0x4B, tmp | 0x09);
34d8dfb1
AC
457 /*
458 * CD_ROM DMA on (0x53 bit 0). Enable this even if we want
459 * to use PIO. 0x53 bit 1 (rev 20 only) - enable FIFO control
460 * via 0x54/55.
461 */
462 pci_read_config_byte(pdev, 0x53, &tmp);
44c10138 463 if (pdev->revision >= 0xc7)
34d8dfb1
AC
464 tmp |= 0x03;
465 else
466 tmp |= 0x01; /* CD_ROM enable for DMA */
467 pci_write_config_byte(pdev, 0x53, tmp);
468 }
1b2c357c 469 north = pci_get_bus_and_slot(0, PCI_DEVFN(0,0));
bc42b24e 470 if (north && north->vendor == PCI_VENDOR_ID_AL && ali_isa_bridge) {
1b2c357c
AC
471 /* Configure the ALi bridge logic. For non ALi rely on BIOS.
472 Set the south bridge enable bit */
bc42b24e 473 pci_read_config_byte(ali_isa_bridge, 0x79, &tmp);
1b2c357c 474 if (pdev->revision == 0xC2)
bc42b24e 475 pci_write_config_byte(ali_isa_bridge, 0x79, tmp | 0x04);
1b2c357c 476 else if (pdev->revision > 0xC2 && pdev->revision < 0xC5)
bc42b24e 477 pci_write_config_byte(ali_isa_bridge, 0x79, tmp | 0x02);
1b2c357c 478 }
34d8dfb1 479 pci_dev_put(north);
9363c382 480 ata_pci_bmdma_clear_simplex(pdev);
34d8dfb1 481}
669a5db4
JG
482/**
483 * ali_init_one - discovery callback
484 * @pdev: PCI device ID
485 * @id: PCI table info
486 *
487 * An ALi IDE interface has been discovered. Figure out what revision
488 * and perform configuration work before handing it to the ATA layer
489 */
490
491static int ali_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
492{
1626aeb8 493 static const struct ata_port_info info_early = {
1d2808fd 494 .flags = ATA_FLAG_SLAVE_POSS,
14bdef98 495 .pio_mask = ATA_PIO4,
669a5db4
JG
496 .port_ops = &ali_early_port_ops
497 };
498 /* Revision 0x20 added DMA */
1626aeb8 499 static const struct ata_port_info info_20 = {
a3cb900c
AC
500 .flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_PIO_LBA48 |
501 ATA_FLAG_IGN_SIMPLEX,
14bdef98
EIB
502 .pio_mask = ATA_PIO4,
503 .mwdma_mask = ATA_MWDMA2,
669a5db4
JG
504 .port_ops = &ali_20_port_ops
505 };
506 /* Revision 0x20 with support logic added UDMA */
1626aeb8 507 static const struct ata_port_info info_20_udma = {
a3cb900c
AC
508 .flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_PIO_LBA48 |
509 ATA_FLAG_IGN_SIMPLEX,
14bdef98
EIB
510 .pio_mask = ATA_PIO4,
511 .mwdma_mask = ATA_MWDMA2,
512 .udma_mask = ATA_UDMA2,
669a5db4
JG
513 .port_ops = &ali_20_port_ops
514 };
515 /* Revision 0xC2 adds UDMA66 */
1626aeb8 516 static const struct ata_port_info info_c2 = {
a3cb900c
AC
517 .flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_PIO_LBA48 |
518 ATA_FLAG_IGN_SIMPLEX,
14bdef98
EIB
519 .pio_mask = ATA_PIO4,
520 .mwdma_mask = ATA_MWDMA2,
bf6263a8 521 .udma_mask = ATA_UDMA4,
669a5db4
JG
522 .port_ops = &ali_c2_port_ops
523 };
ee581502 524 /* Revision 0xC3 is UDMA66 for now */
1626aeb8 525 static const struct ata_port_info info_c3 = {
a3cb900c
AC
526 .flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_PIO_LBA48 |
527 ATA_FLAG_IGN_SIMPLEX,
14bdef98
EIB
528 .pio_mask = ATA_PIO4,
529 .mwdma_mask = ATA_MWDMA2,
bf6263a8 530 .udma_mask = ATA_UDMA4,
669a5db4
JG
531 .port_ops = &ali_c2_port_ops
532 };
ee581502 533 /* Revision 0xC4 is UDMA100 */
1626aeb8 534 static const struct ata_port_info info_c4 = {
a3cb900c
AC
535 .flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_PIO_LBA48 |
536 ATA_FLAG_IGN_SIMPLEX,
14bdef98
EIB
537 .pio_mask = ATA_PIO4,
538 .mwdma_mask = ATA_MWDMA2,
bf6263a8 539 .udma_mask = ATA_UDMA5,
fc80902f 540 .port_ops = &ali_c4_port_ops
669a5db4
JG
541 };
542 /* Revision 0xC5 is UDMA133 with LBA48 DMA */
1626aeb8 543 static const struct ata_port_info info_c5 = {
a3cb900c 544 .flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_IGN_SIMPLEX,
14bdef98
EIB
545 .pio_mask = ATA_PIO4,
546 .mwdma_mask = ATA_MWDMA2,
bf6263a8 547 .udma_mask = ATA_UDMA6,
669a5db4
JG
548 .port_ops = &ali_c5_port_ops
549 };
550
1626aeb8 551 const struct ata_port_info *ppi[] = { NULL, NULL };
44c10138 552 u8 tmp;
f08048e9
TH
553 int rc;
554
555 rc = pcim_enable_device(pdev);
556 if (rc)
557 return rc;
669a5db4 558
669a5db4
JG
559 /*
560 * The chipset revision selects the driver operations and
561 * mode data.
562 */
563
44c10138 564 if (pdev->revision < 0x20) {
1626aeb8 565 ppi[0] = &info_early;
44c10138 566 } else if (pdev->revision < 0xC2) {
1626aeb8 567 ppi[0] = &info_20;
44c10138 568 } else if (pdev->revision == 0xC2) {
1626aeb8 569 ppi[0] = &info_c2;
44c10138 570 } else if (pdev->revision == 0xC3) {
1626aeb8 571 ppi[0] = &info_c3;
44c10138 572 } else if (pdev->revision == 0xC4) {
1626aeb8 573 ppi[0] = &info_c4;
669a5db4 574 } else
1626aeb8 575 ppi[0] = &info_c5;
669a5db4 576
34d8dfb1 577 ali_init_chipset(pdev);
f20b16ff 578
bc42b24e 579 if (ali_isa_bridge && pdev->revision >= 0x20 && pdev->revision < 0xC2) {
34d8dfb1 580 /* Are we paired with a UDMA capable chip */
bc42b24e 581 pci_read_config_byte(ali_isa_bridge, 0x5E, &tmp);
34d8dfb1 582 if ((tmp & 0x1E) == 0x12)
1626aeb8 583 ppi[0] = &info_20_udma;
669a5db4 584 }
e8389f0c 585
9363c382 586 return ata_pci_sff_init_one(pdev, ppi, &ali_sht, NULL);
669a5db4
JG
587}
588
438ac6d5 589#ifdef CONFIG_PM
34d8dfb1
AC
590static int ali_reinit_one(struct pci_dev *pdev)
591{
f08048e9
TH
592 struct ata_host *host = dev_get_drvdata(&pdev->dev);
593 int rc;
594
595 rc = ata_pci_device_do_resume(pdev);
596 if (rc)
597 return rc;
34d8dfb1 598 ali_init_chipset(pdev);
f08048e9
TH
599 ata_host_resume(host);
600 return 0;
34d8dfb1 601}
438ac6d5 602#endif
34d8dfb1 603
2d2744fc
JG
604static const struct pci_device_id ali[] = {
605 { PCI_VDEVICE(AL, PCI_DEVICE_ID_AL_M5228), },
606 { PCI_VDEVICE(AL, PCI_DEVICE_ID_AL_M5229), },
607
608 { },
669a5db4
JG
609};
610
611static struct pci_driver ali_pci_driver = {
612 .name = DRV_NAME,
613 .id_table = ali,
614 .probe = ali_init_one,
34d8dfb1 615 .remove = ata_pci_remove_one,
438ac6d5 616#ifdef CONFIG_PM
34d8dfb1
AC
617 .suspend = ata_pci_device_suspend,
618 .resume = ali_reinit_one,
438ac6d5 619#endif
669a5db4
JG
620};
621
622static int __init ali_init(void)
623{
1b2c357c 624 int ret;
bc42b24e 625 ali_isa_bridge = pci_get_device(PCI_VENDOR_ID_AL, PCI_DEVICE_ID_AL_M1533, NULL);
1b2c357c
AC
626
627 ret = pci_register_driver(&ali_pci_driver);
628 if (ret < 0)
bc42b24e 629 pci_dev_put(ali_isa_bridge);
1b2c357c 630 return ret;
669a5db4
JG
631}
632
633
634static void __exit ali_exit(void)
635{
636 pci_unregister_driver(&ali_pci_driver);
bc42b24e 637 pci_dev_put(ali_isa_bridge);
669a5db4
JG
638}
639
640
641MODULE_AUTHOR("Alan Cox");
642MODULE_DESCRIPTION("low-level driver for ALi PATA");
643MODULE_LICENSE("GPL");
644MODULE_DEVICE_TABLE(pci, ali);
645MODULE_VERSION(DRV_VERSION);
646
647module_init(ali_init);
648module_exit(ali_exit);