]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/ata/ata_generic.c
sata_mv fix ifctl handling
[net-next-2.6.git] / drivers / ata / ata_generic.c
CommitLineData
669a5db4
JG
1/*
2 * ata_generic.c - Generic PATA/SATA controller driver.
3 * Copyright 2005 Red Hat Inc <alan@redhat.com>, all rights reserved.
4 *
85cd7251 5 * Elements from ide/pci/generic.c
669a5db4
JG
6 * Copyright (C) 2001-2002 Andre Hedrick <andre@linux-ide.org>
7 * Portions (C) Copyright 2002 Red Hat Inc <alan@redhat.com>
8 *
9 * May be copied or modified under the terms of the GNU General Public License
85cd7251 10 *
669a5db4
JG
11 * Driver for PCI IDE interfaces implementing the standard bus mastering
12 * interface functionality. This assumes the BIOS did the drive set up and
13 * tuning for us. By default we do not grab all IDE class devices as they
14 * may have other drivers or need fixups to avoid problems. Instead we keep
15 * a default list of stuff without documentation/driver that appears to
85cd7251 16 * work.
669a5db4
JG
17 */
18
19#include <linux/kernel.h>
20#include <linux/module.h>
21#include <linux/pci.h>
22#include <linux/init.h>
23#include <linux/blkdev.h>
24#include <linux/delay.h>
25#include <scsi/scsi_host.h>
26#include <linux/libata.h>
27
28#define DRV_NAME "ata_generic"
5e8f757c 29#define DRV_VERSION "0.2.15"
669a5db4
JG
30
31/*
32 * A generic parallel ATA driver using libata
33 */
34
669a5db4
JG
35/**
36 * generic_set_mode - mode setting
0260731f 37 * @link: link to set up
b229a7b0 38 * @unused: returned device on error
669a5db4
JG
39 *
40 * Use a non standard set_mode function. We don't want to be tuned.
41 * The BIOS configured everything. Our job is not to fiddle. We
42 * read the dma enabled bits from the PCI configuration of the device
85cd7251 43 * and respect them.
669a5db4 44 */
85cd7251 45
0260731f 46static int generic_set_mode(struct ata_link *link, struct ata_device **unused)
669a5db4 47{
0260731f 48 struct ata_port *ap = link->ap;
669a5db4 49 int dma_enabled = 0;
f58229f8 50 struct ata_device *dev;
5e8f757c 51 struct pci_dev *pdev = to_pci_dev(ap->host->dev);
669a5db4
JG
52
53 /* Bits 5 and 6 indicate if DMA is active on master/slave */
54 if (ap->ioaddr.bmdma_addr)
d6f4d5ea 55 dma_enabled = ioread8(ap->ioaddr.bmdma_addr + ATA_DMA_STATUS);
85cd7251 56
5e8f757c
AC
57 if (pdev->vendor == PCI_VENDOR_ID_CENATEK)
58 dma_enabled = 0xFF;
59
0260731f 60 ata_link_for_each_dev(dev, link) {
f8ab6d8e
TH
61 if (!ata_dev_enabled(dev))
62 continue;
63
64 /* We don't really care */
65 dev->pio_mode = XFER_PIO_0;
66 dev->dma_mode = XFER_MW_DMA_0;
67 /* We do need the right mode information for DMA or PIO
68 and this comes from the current configuration flags */
69 if (dma_enabled & (1 << (5 + dev->devno))) {
9d3501ab
TH
70 unsigned int xfer_mask = ata_id_xfermask(dev->id);
71 const char *name;
72
73 if (xfer_mask & (ATA_MASK_MWDMA | ATA_MASK_UDMA))
74 name = ata_mode_string(xfer_mask);
75 else {
76 /* SWDMA perhaps? */
77 name = "DMA";
78 xfer_mask |= ata_xfer_mode2mask(XFER_MW_DMA_0);
79 }
80
81 ata_dev_printk(dev, KERN_INFO, "configured for %s\n",
82 name);
83
84 dev->xfer_mode = ata_xfer_mask2mode(xfer_mask);
85 dev->xfer_shift = ata_xfer_mode2shift(dev->xfer_mode);
f8ab6d8e
TH
86 dev->flags &= ~ATA_DFLAG_PIO;
87 } else {
88 ata_dev_printk(dev, KERN_INFO, "configured for PIO\n");
89 dev->xfer_mode = XFER_PIO_0;
90 dev->xfer_shift = ATA_SHIFT_PIO;
91 dev->flags |= ATA_DFLAG_PIO;
669a5db4
JG
92 }
93 }
b229a7b0 94 return 0;
669a5db4
JG
95}
96
97static struct scsi_host_template generic_sht = {
68d1d07b 98 ATA_BMDMA_SHT(DRV_NAME),
669a5db4
JG
99};
100
101static struct ata_port_operations generic_port_ops = {
029cfd6b 102 .inherits = &ata_bmdma_port_ops,
eb4a2c7f 103 .cable_detect = ata_cable_unknown,
029cfd6b 104 .set_mode = generic_set_mode,
85cd7251
JG
105};
106
669a5db4
JG
107static int all_generic_ide; /* Set to claim all devices */
108
109/**
110 * ata_generic_init - attach generic IDE
111 * @dev: PCI device found
112 * @id: match entry
113 *
114 * Called each time a matching IDE interface is found. We check if the
85cd7251 115 * interface is one we wish to claim and if so we perform any chip
669a5db4
JG
116 * specific hacks then let the ATA layer do the heavy lifting.
117 */
85cd7251 118
669a5db4
JG
119static int ata_generic_init_one(struct pci_dev *dev, const struct pci_device_id *id)
120{
121 u16 command;
1626aeb8 122 static const struct ata_port_info info = {
1d2808fd 123 .flags = ATA_FLAG_SLAVE_POSS,
669a5db4
JG
124 .pio_mask = 0x1f,
125 .mwdma_mask = 0x07,
bf6263a8 126 .udma_mask = ATA_UDMA5,
669a5db4
JG
127 .port_ops = &generic_port_ops
128 };
1626aeb8 129 const struct ata_port_info *ppi[] = { &info, NULL };
85cd7251 130
669a5db4
JG
131 /* Don't use the generic entry unless instructed to do so */
132 if (id->driver_data == 1 && all_generic_ide == 0)
133 return -ENODEV;
134
135 /* Devices that need care */
136 if (dev->vendor == PCI_VENDOR_ID_UMC &&
137 dev->device == PCI_DEVICE_ID_UMC_UM8886A &&
138 (!(PCI_FUNC(dev->devfn) & 1)))
139 return -ENODEV;
140
141 if (dev->vendor == PCI_VENDOR_ID_OPTI &&
142 dev->device == PCI_DEVICE_ID_OPTI_82C558 &&
143 (!(PCI_FUNC(dev->devfn) & 1)))
144 return -ENODEV;
145
146 /* Don't re-enable devices in generic mode or we will break some
147 motherboards with disabled and unused IDE controllers */
148 pci_read_config_word(dev, PCI_COMMAND, &command);
149 if (!(command & PCI_COMMAND_IO))
150 return -ENODEV;
85cd7251 151
669a5db4
JG
152 if (dev->vendor == PCI_VENDOR_ID_AL)
153 ata_pci_clear_simplex(dev);
154
887125e3 155 return ata_pci_init_one(dev, ppi, &generic_sht, NULL);
669a5db4
JG
156}
157
158static struct pci_device_id ata_generic[] = {
159 { PCI_DEVICE(PCI_VENDOR_ID_PCTECH, PCI_DEVICE_ID_PCTECH_SAMURAI_IDE), },
160 { PCI_DEVICE(PCI_VENDOR_ID_HOLTEK, PCI_DEVICE_ID_HOLTEK_6565), },
85cd7251 161 { PCI_DEVICE(PCI_VENDOR_ID_UMC, PCI_DEVICE_ID_UMC_UM8673F), },
669a5db4
JG
162 { PCI_DEVICE(PCI_VENDOR_ID_UMC, PCI_DEVICE_ID_UMC_UM8886A), },
163 { PCI_DEVICE(PCI_VENDOR_ID_UMC, PCI_DEVICE_ID_UMC_UM8886BF), },
164 { PCI_DEVICE(PCI_VENDOR_ID_HINT, PCI_DEVICE_ID_HINT_VXPROII_IDE), },
165 { PCI_DEVICE(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C561), },
166 { PCI_DEVICE(PCI_VENDOR_ID_OPTI, PCI_DEVICE_ID_OPTI_82C558), },
5e8f757c 167 { PCI_DEVICE(PCI_VENDOR_ID_CENATEK,PCI_DEVICE_ID_CENATEK_IDE), },
669a5db4
JG
168 { PCI_DEVICE(PCI_VENDOR_ID_TOSHIBA,PCI_DEVICE_ID_TOSHIBA_PICCOLO), },
169 { PCI_DEVICE(PCI_VENDOR_ID_TOSHIBA,PCI_DEVICE_ID_TOSHIBA_PICCOLO_1), },
170 { PCI_DEVICE(PCI_VENDOR_ID_TOSHIBA,PCI_DEVICE_ID_TOSHIBA_PICCOLO_2), },
171 /* Must come last. If you add entries adjust this table appropriately */
172 { PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID, PCI_CLASS_STORAGE_IDE << 8, 0xFFFFFF00UL, 1},
173 { 0, },
174};
175
176static struct pci_driver ata_generic_pci_driver = {
177 .name = DRV_NAME,
178 .id_table = ata_generic,
179 .probe = ata_generic_init_one,
30ced0f0 180 .remove = ata_pci_remove_one,
438ac6d5 181#ifdef CONFIG_PM
30ced0f0
AC
182 .suspend = ata_pci_device_suspend,
183 .resume = ata_pci_device_resume,
438ac6d5 184#endif
669a5db4
JG
185};
186
187static int __init ata_generic_init(void)
188{
3f03c671 189 return pci_register_driver(&ata_generic_pci_driver);
669a5db4
JG
190}
191
192
193static void __exit ata_generic_exit(void)
194{
195 pci_unregister_driver(&ata_generic_pci_driver);
196}
197
198
199MODULE_AUTHOR("Alan Cox");
200MODULE_DESCRIPTION("low-level driver for generic ATA");
201MODULE_LICENSE("GPL");
202MODULE_DEVICE_TABLE(pci, ata_generic);
203MODULE_VERSION(DRV_VERSION);
204
205module_init(ata_generic_init);
206module_exit(ata_generic_exit);
207
208module_param(all_generic_ide, int, 0);