]> bbs.cooldavid.org Git - net-next-2.6.git/blame - arch/x86/kvm/x86.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: x86 emulator: handle "far address" source operand
[net-next-2.6.git] / arch / x86 / kvm / x86.c
CommitLineData
043405e1
CO		 1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * derived from drivers/kvm/kvm_main.c
5 *
6 * Copyright (C) 2006 Qumranet, Inc.
4d5c5d0f
BAY		 7 * Copyright (C) 2008 Qumranet, Inc.
8 * Copyright IBM Corporation, 2008
043405e1
CO		 9 *
10 * Authors:
11 * Avi Kivity <avi@qumranet.com>
12 * Yaniv Kamay <yaniv@qumranet.com>
4d5c5d0f
BAY		 13 * Amit Shah <amit.shah@qumranet.com>
14 * Ben-Ami Yassour <benami@il.ibm.com>
043405e1
CO		 15 *
16 * This work is licensed under the terms of the GNU GPL, version 2. See
17 * the COPYING file in the top-level directory.
18 *
19 */
20
edf88417 21#include <linux/kvm_host.h>
313a3dc7 22#include "irq.h"
1d737c8a 23#include "mmu.h"
7837699f 24#include "i8254.h"
37817f29 25#include "tss.h"
5fdbf976 26#include "kvm_cache_regs.h"
26eef70c 27#include "x86.h"
313a3dc7 28
18068523 29#include <linux/clocksource.h>
4d5c5d0f 30#include <linux/interrupt.h>
313a3dc7
CO		 31#include <linux/kvm.h>
32#include <linux/fs.h>
33#include <linux/vmalloc.h>
5fb76f9b 34#include <linux/module.h>
0de10343 35#include <linux/mman.h>
2bacc55c 36#include <linux/highmem.h>
19de40a8 37#include <linux/iommu.h>
62c476c7 38#include <linux/intel-iommu.h>
c8076604 39#include <linux/cpufreq.h>
18863bdd 40#include <linux/user-return-notifier.h>
a983fb23 41#include <linux/srcu.h>
5a0e3ad6 42#include <linux/slab.h>
ff9d07a0 43#include <linux/perf_event.h>
aec51dc4 44#include <trace/events/kvm.h>
2ed152af 45
229456fc
MT		 46#define CREATE_TRACE_POINTS
47#include "trace.h"
043405e1 48
24f1e32c 49#include <asm/debugreg.h>
043405e1 50#include <asm/uaccess.h>
d825ed0a 51#include <asm/msr.h>
a5f61300 52#include <asm/desc.h>
0bed3b56 53#include <asm/mtrr.h>
890ca9ae 54#include <asm/mce.h>
043405e1 55
313a3dc7 56#define MAX_IO_MSRS 256
a03490ed
CO		 57#define CR0_RESERVED_BITS \
58 (~(unsigned long)(X86_CR0_PE | X86_CR0_MP | X86_CR0_EM | X86_CR0_TS \
59 | X86_CR0_ET | X86_CR0_NE | X86_CR0_WP | X86_CR0_AM \
60 | X86_CR0_NW | X86_CR0_CD | X86_CR0_PG))
61#define CR4_RESERVED_BITS \
62 (~(unsigned long)(X86_CR4_VME | X86_CR4_PVI | X86_CR4_TSD | X86_CR4_DE\
63 | X86_CR4_PSE | X86_CR4_PAE | X86_CR4_MCE \
64 | X86_CR4_PGE | X86_CR4_PCE | X86_CR4_OSFXSR \
65 | X86_CR4_OSXMMEXCPT | X86_CR4_VMXE))
66
67#define CR8_RESERVED_BITS (~(unsigned long)X86_CR8_TPR)
890ca9ae
HY		 68
69#define KVM_MAX_MCE_BANKS 32
70#define KVM_MCE_CAP_SUPPORTED MCG_CTL_P
71
50a37eb4
JR		 72/* EFER defaults:
73 * - enable syscall per default because its emulated by KVM
74 * - enable LME and LMA per default on 64 bit KVM
75 */
76#ifdef CONFIG_X86_64
77static u64 __read_mostly efer_reserved_bits = 0xfffffffffffffafeULL;
78#else
79static u64 __read_mostly efer_reserved_bits = 0xfffffffffffffffeULL;
80#endif
313a3dc7 81
ba1389b7
AK		 82#define VM_STAT(x) offsetof(struct kvm, stat.x), KVM_STAT_VM
83#define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU
417bc304 84
cb142eb7 85static void update_cr8_intercept(struct kvm_vcpu *vcpu);
674eea0f
AK		 86static int kvm_dev_ioctl_get_supported_cpuid(struct kvm_cpuid2 *cpuid,
87 struct kvm_cpuid_entry2 __user *entries);
88
97896d04 89struct kvm_x86_ops *kvm_x86_ops;
5fdbf976 90EXPORT_SYMBOL_GPL(kvm_x86_ops);
97896d04 91
ed85c068
AP		 92int ignore_msrs = 0;
93module_param_named(ignore_msrs, ignore_msrs, bool, S_IRUGO | S_IWUSR);
94
18863bdd
AK		 95#define KVM_NR_SHARED_MSRS 16
96
97struct kvm_shared_msrs_global {
98 int nr;
2bf78fa7 99 u32 msrs[KVM_NR_SHARED_MSRS];
18863bdd
AK		 100};
101
102struct kvm_shared_msrs {
103 struct user_return_notifier urn;
104 bool registered;
2bf78fa7
SY		 105 struct kvm_shared_msr_values {
106 u64 host;
107 u64 curr;
108 } values[KVM_NR_SHARED_MSRS];
18863bdd
AK		 109};
110
111static struct kvm_shared_msrs_global __read_mostly shared_msrs_global;
112static DEFINE_PER_CPU(struct kvm_shared_msrs, shared_msrs);
113
417bc304 114struct kvm_stats_debugfs_item debugfs_entries[] = {
ba1389b7
AK		 115 { "pf_fixed", VCPU_STAT(pf_fixed) },
116 { "pf_guest", VCPU_STAT(pf_guest) },
117 { "tlb_flush", VCPU_STAT(tlb_flush) },
118 { "invlpg", VCPU_STAT(invlpg) },
119 { "exits", VCPU_STAT(exits) },
120 { "io_exits", VCPU_STAT(io_exits) },
121 { "mmio_exits", VCPU_STAT(mmio_exits) },
122 { "signal_exits", VCPU_STAT(signal_exits) },
123 { "irq_window", VCPU_STAT(irq_window_exits) },
f08864b4 124 { "nmi_window", VCPU_STAT(nmi_window_exits) },
ba1389b7
AK		 125 { "halt_exits", VCPU_STAT(halt_exits) },
126 { "halt_wakeup", VCPU_STAT(halt_wakeup) },
f11c3a8d 127 { "hypercalls", VCPU_STAT(hypercalls) },
ba1389b7
AK		 128 { "request_irq", VCPU_STAT(request_irq_exits) },
129 { "irq_exits", VCPU_STAT(irq_exits) },
130 { "host_state_reload", VCPU_STAT(host_state_reload) },
131 { "efer_reload", VCPU_STAT(efer_reload) },
132 { "fpu_reload", VCPU_STAT(fpu_reload) },
133 { "insn_emulation", VCPU_STAT(insn_emulation) },
134 { "insn_emulation_fail", VCPU_STAT(insn_emulation_fail) },
fa89a817 135 { "irq_injections", VCPU_STAT(irq_injections) },
c4abb7c9 136 { "nmi_injections", VCPU_STAT(nmi_injections) },
4cee5764
AK		 137 { "mmu_shadow_zapped", VM_STAT(mmu_shadow_zapped) },
138 { "mmu_pte_write", VM_STAT(mmu_pte_write) },
139 { "mmu_pte_updated", VM_STAT(mmu_pte_updated) },
140 { "mmu_pde_zapped", VM_STAT(mmu_pde_zapped) },
141 { "mmu_flooded", VM_STAT(mmu_flooded) },
142 { "mmu_recycled", VM_STAT(mmu_recycled) },
dfc5aa00 143 { "mmu_cache_miss", VM_STAT(mmu_cache_miss) },
4731d4c7 144 { "mmu_unsync", VM_STAT(mmu_unsync) },
0f74a24c 145 { "remote_tlb_flush", VM_STAT(remote_tlb_flush) },
05da4558 146 { "largepages", VM_STAT(lpages) },
417bc304
HB		 147 { NULL }
148};
149
18863bdd
AK		 150static void kvm_on_user_return(struct user_return_notifier *urn)
151{
152 unsigned slot;
18863bdd
AK		 153 struct kvm_shared_msrs *locals
154 = container_of(urn, struct kvm_shared_msrs, urn);
2bf78fa7 155 struct kvm_shared_msr_values *values;
18863bdd
AK		 156
157 for (slot = 0; slot < shared_msrs_global.nr; ++slot) {
2bf78fa7
SY		 158 values = &locals->values[slot];
159 if (values->host != values->curr) {
160 wrmsrl(shared_msrs_global.msrs[slot], values->host);
161 values->curr = values->host;
18863bdd
AK		 162 }
163 }
164 locals->registered = false;
165 user_return_notifier_unregister(urn);
166}
167
2bf78fa7 168static void shared_msr_update(unsigned slot, u32 msr)
18863bdd 169{
2bf78fa7 170 struct kvm_shared_msrs *smsr;
18863bdd
AK		 171 u64 value;
172
2bf78fa7
SY		 173 smsr = &__get_cpu_var(shared_msrs);
174 /* only read, and nobody should modify it at this time,
175 * so don't need lock */
176 if (slot >= shared_msrs_global.nr) {
177 printk(KERN_ERR "kvm: invalid MSR slot!");
178 return;
179 }
180 rdmsrl_safe(msr, &value);
181 smsr->values[slot].host = value;
182 smsr->values[slot].curr = value;
183}
184
185void kvm_define_shared_msr(unsigned slot, u32 msr)
186{
18863bdd
AK		 187 if (slot >= shared_msrs_global.nr)
188 shared_msrs_global.nr = slot + 1;
2bf78fa7
SY		 189 shared_msrs_global.msrs[slot] = msr;
190 /* we need ensured the shared_msr_global have been updated */
191 smp_wmb();
18863bdd
AK		 192}
193EXPORT_SYMBOL_GPL(kvm_define_shared_msr);
194
195static void kvm_shared_msr_cpu_online(void)
196{
197 unsigned i;
18863bdd
AK		 198
199 for (i = 0; i < shared_msrs_global.nr; ++i)
2bf78fa7 200 shared_msr_update(i, shared_msrs_global.msrs[i]);
18863bdd
AK		 201}
202
d5696725 203void kvm_set_shared_msr(unsigned slot, u64 value, u64 mask)
18863bdd
AK		 204{
205 struct kvm_shared_msrs *smsr = &__get_cpu_var(shared_msrs);
206
2bf78fa7 207 if (((value ^ smsr->values[slot].curr) & mask) == 0)
18863bdd 208 return;
2bf78fa7
SY		 209 smsr->values[slot].curr = value;
210 wrmsrl(shared_msrs_global.msrs[slot], value);
18863bdd
AK		 211 if (!smsr->registered) {
212 smsr->urn.on_user_return = kvm_on_user_return;
213 user_return_notifier_register(&smsr->urn);
214 smsr->registered = true;
215 }
216}
217EXPORT_SYMBOL_GPL(kvm_set_shared_msr);
218
3548bab5
AK		 219static void drop_user_return_notifiers(void *ignore)
220{
221 struct kvm_shared_msrs *smsr = &__get_cpu_var(shared_msrs);
222
223 if (smsr->registered)
224 kvm_on_user_return(&smsr->urn);
225}
226
6866b83e
CO		 227u64 kvm_get_apic_base(struct kvm_vcpu *vcpu)
228{
229 if (irqchip_in_kernel(vcpu->kvm))
ad312c7c 230 return vcpu->arch.apic_base;
6866b83e 231 else
ad312c7c 232 return vcpu->arch.apic_base;
6866b83e
CO		 233}
234EXPORT_SYMBOL_GPL(kvm_get_apic_base);
235
236void kvm_set_apic_base(struct kvm_vcpu *vcpu, u64 data)
237{
238 /* TODO: reserve bits check */
239 if (irqchip_in_kernel(vcpu->kvm))
240 kvm_lapic_set_base(vcpu, data);
241 else
ad312c7c 242 vcpu->arch.apic_base = data;
6866b83e
CO		 243}
244EXPORT_SYMBOL_GPL(kvm_set_apic_base);
245
3fd28fce
ED		 246#define EXCPT_BENIGN 0
247#define EXCPT_CONTRIBUTORY 1
248#define EXCPT_PF 2
249
250static int exception_class(int vector)
251{
252 switch (vector) {
253 case PF_VECTOR:
254 return EXCPT_PF;
255 case DE_VECTOR:
256 case TS_VECTOR:
257 case NP_VECTOR:
258 case SS_VECTOR:
259 case GP_VECTOR:
260 return EXCPT_CONTRIBUTORY;
261 default:
262 break;
263 }
264 return EXCPT_BENIGN;
265}
266
267static void kvm_multiple_exception(struct kvm_vcpu *vcpu,
ce7ddec4
JR		 268 unsigned nr, bool has_error, u32 error_code,
269 bool reinject)
3fd28fce
ED		 270{
271 u32 prev_nr;
272 int class1, class2;
273
274 if (!vcpu->arch.exception.pending) {
275 queue:
276 vcpu->arch.exception.pending = true;
277 vcpu->arch.exception.has_error_code = has_error;
278 vcpu->arch.exception.nr = nr;
279 vcpu->arch.exception.error_code = error_code;
3f0fd292 280 vcpu->arch.exception.reinject = reinject;
3fd28fce
ED		 281 return;
282 }
283
284 /* to check exception */
285 prev_nr = vcpu->arch.exception.nr;
286 if (prev_nr == DF_VECTOR) {
287 /* triple fault -> shutdown */
288 set_bit(KVM_REQ_TRIPLE_FAULT, &vcpu->requests);
289 return;
290 }
291 class1 = exception_class(prev_nr);
292 class2 = exception_class(nr);
293 if ((class1 == EXCPT_CONTRIBUTORY && class2 == EXCPT_CONTRIBUTORY)
294 || (class1 == EXCPT_PF && class2 != EXCPT_BENIGN)) {
295 /* generate double fault per SDM Table 5-5 */
296 vcpu->arch.exception.pending = true;
297 vcpu->arch.exception.has_error_code = true;
298 vcpu->arch.exception.nr = DF_VECTOR;
299 vcpu->arch.exception.error_code = 0;
300 } else
301 /* replace previous exception with a new one in a hope
302 that instruction re-execution will regenerate lost
303 exception */
304 goto queue;
305}
306
298101da
AK		 307void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr)
308{
ce7ddec4 309 kvm_multiple_exception(vcpu, nr, false, 0, false);
298101da
AK		 310}
311EXPORT_SYMBOL_GPL(kvm_queue_exception);
312
ce7ddec4
JR		 313void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr)
314{
315 kvm_multiple_exception(vcpu, nr, false, 0, true);
316}
317EXPORT_SYMBOL_GPL(kvm_requeue_exception);
318
c3c91fee
AK		 319void kvm_inject_page_fault(struct kvm_vcpu *vcpu, unsigned long addr,
320 u32 error_code)
321{
322 ++vcpu->stat.pf_guest;
ad312c7c 323 vcpu->arch.cr2 = addr;
c3c91fee
AK		 324 kvm_queue_exception_e(vcpu, PF_VECTOR, error_code);
325}
326
3419ffc8
SY		 327void kvm_inject_nmi(struct kvm_vcpu *vcpu)
328{
329 vcpu->arch.nmi_pending = 1;
330}
331EXPORT_SYMBOL_GPL(kvm_inject_nmi);
332
298101da
AK		 333void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
334{
ce7ddec4 335 kvm_multiple_exception(vcpu, nr, true, error_code, false);
298101da
AK		 336}
337EXPORT_SYMBOL_GPL(kvm_queue_exception_e);
338
ce7ddec4
JR		 339void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code)
340{
341 kvm_multiple_exception(vcpu, nr, true, error_code, true);
342}
343EXPORT_SYMBOL_GPL(kvm_requeue_exception_e);
344
0a79b009
AK		 345/*
346 * Checks if cpl <= required_cpl; if true, return true. Otherwise queue
347 * a #GP and return false.
348 */
349bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl)
298101da 350{
0a79b009
AK		 351 if (kvm_x86_ops->get_cpl(vcpu) <= required_cpl)
352 return true;
353 kvm_queue_exception_e(vcpu, GP_VECTOR, 0);
354 return false;
298101da 355}
0a79b009 356EXPORT_SYMBOL_GPL(kvm_require_cpl);
298101da 357
a03490ed
CO		 358/*
359 * Load the pae pdptrs. Return true is they are all valid.
360 */
361int load_pdptrs(struct kvm_vcpu *vcpu, unsigned long cr3)
362{
363 gfn_t pdpt_gfn = cr3 >> PAGE_SHIFT;
364 unsigned offset = ((cr3 & (PAGE_SIZE-1)) >> 5) << 2;
365 int i;
366 int ret;
ad312c7c 367 u64 pdpte[ARRAY_SIZE(vcpu->arch.pdptrs)];
a03490ed 368
a03490ed
CO		 369 ret = kvm_read_guest_page(vcpu->kvm, pdpt_gfn, pdpte,
370 offset * sizeof(u64), sizeof(pdpte));
371 if (ret < 0) {
372 ret = 0;
373 goto out;
374 }
375 for (i = 0; i < ARRAY_SIZE(pdpte); ++i) {
43a3795a 376 if (is_present_gpte(pdpte[i]) &&
20c466b5 377 (pdpte[i] & vcpu->arch.mmu.rsvd_bits_mask[0][2])) {
a03490ed
CO		 378 ret = 0;
379 goto out;
380 }
381 }
382 ret = 1;
383
ad312c7c 384 memcpy(vcpu->arch.pdptrs, pdpte, sizeof(vcpu->arch.pdptrs));
6de4f3ad
AK		 385 __set_bit(VCPU_EXREG_PDPTR,
386 (unsigned long *)&vcpu->arch.regs_avail);
387 __set_bit(VCPU_EXREG_PDPTR,
388 (unsigned long *)&vcpu->arch.regs_dirty);
a03490ed 389out:
a03490ed
CO		 390
391 return ret;
392}
cc4b6871 393EXPORT_SYMBOL_GPL(load_pdptrs);
a03490ed 394
d835dfec
AK		 395static bool pdptrs_changed(struct kvm_vcpu *vcpu)
396{
ad312c7c 397 u64 pdpte[ARRAY_SIZE(vcpu->arch.pdptrs)];
d835dfec
AK		 398 bool changed = true;
399 int r;
400
401 if (is_long_mode(vcpu) || !is_pae(vcpu))
402 return false;
403
6de4f3ad
AK		 404 if (!test_bit(VCPU_EXREG_PDPTR,
405 (unsigned long *)&vcpu->arch.regs_avail))
406 return true;
407
ad312c7c 408 r = kvm_read_guest(vcpu->kvm, vcpu->arch.cr3 & ~31u, pdpte, sizeof(pdpte));
d835dfec
AK		 409 if (r < 0)
410 goto out;
ad312c7c 411 changed = memcmp(pdpte, vcpu->arch.pdptrs, sizeof(pdpte)) != 0;
d835dfec 412out:
d835dfec
AK		 413
414 return changed;
415}
416
2d3ad1f4 417void kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
a03490ed 418{
f9a48e6a
AK		 419 cr0 |= X86_CR0_ET;
420
ab344828
GN		 421#ifdef CONFIG_X86_64
422 if (cr0 & 0xffffffff00000000UL) {
c1a5d4f9 423 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 424 return;
425 }
ab344828
GN		 426#endif
427
428 cr0 &= ~CR0_RESERVED_BITS;
a03490ed
CO		 429
430 if ((cr0 & X86_CR0_NW) && !(cr0 & X86_CR0_CD)) {
c1a5d4f9 431 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 432 return;
433 }
434
435 if ((cr0 & X86_CR0_PG) && !(cr0 & X86_CR0_PE)) {
c1a5d4f9 436 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 437 return;
438 }
439
440 if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) {
441#ifdef CONFIG_X86_64
f6801dff 442 if ((vcpu->arch.efer & EFER_LME)) {
a03490ed
CO		 443 int cs_db, cs_l;
444
445 if (!is_pae(vcpu)) {
c1a5d4f9 446 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 447 return;
448 }
449 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
450 if (cs_l) {
c1a5d4f9 451 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 452 return;
453
454 }
455 } else
456#endif
ad312c7c 457 if (is_pae(vcpu) && !load_pdptrs(vcpu, vcpu->arch.cr3)) {
c1a5d4f9 458 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 459 return;
460 }
461
462 }
463
464 kvm_x86_ops->set_cr0(vcpu, cr0);
a03490ed 465
a03490ed 466 kvm_mmu_reset_context(vcpu);
a03490ed
CO		 467 return;
468}
2d3ad1f4 469EXPORT_SYMBOL_GPL(kvm_set_cr0);
a03490ed 470
2d3ad1f4 471void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw)
a03490ed 472{
f78e9176 473 kvm_set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~0x0eul) | (msw & 0x0f));
a03490ed 474}
2d3ad1f4 475EXPORT_SYMBOL_GPL(kvm_lmsw);
a03490ed 476
2d3ad1f4 477void kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
a03490ed 478{
fc78f519 479 unsigned long old_cr4 = kvm_read_cr4(vcpu);
a2edf57f
AK		 480 unsigned long pdptr_bits = X86_CR4_PGE | X86_CR4_PSE | X86_CR4_PAE;
481
a03490ed 482 if (cr4 & CR4_RESERVED_BITS) {
c1a5d4f9 483 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 484 return;
485 }
486
487 if (is_long_mode(vcpu)) {
488 if (!(cr4 & X86_CR4_PAE)) {
c1a5d4f9 489 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 490 return;
491 }
a2edf57f
AK		 492 } else if (is_paging(vcpu) && (cr4 & X86_CR4_PAE)
493 && ((cr4 ^ old_cr4) & pdptr_bits)
ad312c7c 494 && !load_pdptrs(vcpu, vcpu->arch.cr3)) {
c1a5d4f9 495 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 496 return;
497 }
498
499 if (cr4 & X86_CR4_VMXE) {
c1a5d4f9 500 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 501 return;
502 }
503 kvm_x86_ops->set_cr4(vcpu, cr4);
ad312c7c 504 vcpu->arch.cr4 = cr4;
a03490ed 505 kvm_mmu_reset_context(vcpu);
a03490ed 506}
2d3ad1f4 507EXPORT_SYMBOL_GPL(kvm_set_cr4);
a03490ed 508
2d3ad1f4 509void kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3)
a03490ed 510{
ad312c7c 511 if (cr3 == vcpu->arch.cr3 && !pdptrs_changed(vcpu)) {
0ba73cda 512 kvm_mmu_sync_roots(vcpu);
d835dfec
AK		 513 kvm_mmu_flush_tlb(vcpu);
514 return;
515 }
516
a03490ed
CO		 517 if (is_long_mode(vcpu)) {
518 if (cr3 & CR3_L_MODE_RESERVED_BITS) {
c1a5d4f9 519 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 520 return;
521 }
522 } else {
523 if (is_pae(vcpu)) {
524 if (cr3 & CR3_PAE_RESERVED_BITS) {
c1a5d4f9 525 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 526 return;
527 }
528 if (is_paging(vcpu) && !load_pdptrs(vcpu, cr3)) {
c1a5d4f9 529 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 530 return;
531 }
532 }
533 /*
534 * We don't check reserved bits in nonpae mode, because
535 * this isn't enforced, and VMware depends on this.
536 */
537 }
538
a03490ed
CO		 539 /*
540 * Does the new cr3 value map to physical memory? (Note, we
541 * catch an invalid cr3 even in real-mode, because it would
542 * cause trouble later on when we turn on paging anyway.)
543 *
544 * A real CPU would silently accept an invalid cr3 and would
545 * attempt to use it - with largely undefined (and often hard
546 * to debug) behavior on the guest side.
547 */
548 if (unlikely(!gfn_to_memslot(vcpu->kvm, cr3 >> PAGE_SHIFT)))
c1a5d4f9 549 kvm_inject_gp(vcpu, 0);
a03490ed 550 else {
ad312c7c
ZX		 551 vcpu->arch.cr3 = cr3;
552 vcpu->arch.mmu.new_cr3(vcpu);
a03490ed 553 }
a03490ed 554}
2d3ad1f4 555EXPORT_SYMBOL_GPL(kvm_set_cr3);
a03490ed 556
2d3ad1f4 557void kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8)
a03490ed
CO		 558{
559 if (cr8 & CR8_RESERVED_BITS) {
c1a5d4f9 560 kvm_inject_gp(vcpu, 0);
a03490ed
CO		 561 return;
562 }
563 if (irqchip_in_kernel(vcpu->kvm))
564 kvm_lapic_set_tpr(vcpu, cr8);
565 else
ad312c7c 566 vcpu->arch.cr8 = cr8;
a03490ed 567}
2d3ad1f4 568EXPORT_SYMBOL_GPL(kvm_set_cr8);
a03490ed 569
2d3ad1f4 570unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu)
a03490ed
CO		 571{
572 if (irqchip_in_kernel(vcpu->kvm))
573 return kvm_lapic_get_cr8(vcpu);
574 else
ad312c7c 575 return vcpu->arch.cr8;
a03490ed 576}
2d3ad1f4 577EXPORT_SYMBOL_GPL(kvm_get_cr8);
a03490ed 578
020df079
GN		 579int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val)
580{
581 switch (dr) {
582 case 0 ... 3:
583 vcpu->arch.db[dr] = val;
584 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP))
585 vcpu->arch.eff_db[dr] = val;
586 break;
587 case 4:
588 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) {
589 kvm_queue_exception(vcpu, UD_VECTOR);
590 return 1;
591 }
592 /* fall through */
593 case 6:
594 if (val & 0xffffffff00000000ULL) {
595 kvm_inject_gp(vcpu, 0);
596 return 1;
597 }
598 vcpu->arch.dr6 = (val & DR6_VOLATILE) | DR6_FIXED_1;
599 break;
600 case 5:
601 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) {
602 kvm_queue_exception(vcpu, UD_VECTOR);
603 return 1;
604 }
605 /* fall through */
606 default: /* 7 */
607 if (val & 0xffffffff00000000ULL) {
608 kvm_inject_gp(vcpu, 0);
609 return 1;
610 }
611 vcpu->arch.dr7 = (val & DR7_VOLATILE) | DR7_FIXED_1;
612 if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) {
613 kvm_x86_ops->set_dr7(vcpu, vcpu->arch.dr7);
614 vcpu->arch.switch_db_regs = (val & DR7_BP_EN_MASK);
615 }
616 break;
617 }
618
619 return 0;
620}
621EXPORT_SYMBOL_GPL(kvm_set_dr);
622
623int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val)
624{
625 switch (dr) {
626 case 0 ... 3:
627 *val = vcpu->arch.db[dr];
628 break;
629 case 4:
630 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) {
631 kvm_queue_exception(vcpu, UD_VECTOR);
632 return 1;
633 }
634 /* fall through */
635 case 6:
636 *val = vcpu->arch.dr6;
637 break;
638 case 5:
639 if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) {
640 kvm_queue_exception(vcpu, UD_VECTOR);
641 return 1;
642 }
643 /* fall through */
644 default: /* 7 */
645 *val = vcpu->arch.dr7;
646 break;
647 }
648
649 return 0;
650}
651EXPORT_SYMBOL_GPL(kvm_get_dr);
652
d8017474
AG		 653static inline u32 bit(int bitno)
654{
655 return 1 << (bitno & 31);
656}
657
043405e1
CO		 658/*
659 * List of msr numbers which we expose to userspace through KVM_GET_MSRS
660 * and KVM_SET_MSRS, and KVM_GET_MSR_INDEX_LIST.
661 *
662 * This list is modified at module load time to reflect the
e3267cbb
GC		 663 * capabilities of the host cpu. This capabilities test skips MSRs that are
664 * kvm-specific. Those are put in the beginning of the list.
043405e1 665 */
e3267cbb 666
11c6bffa 667#define KVM_SAVE_MSRS_BEGIN 7
043405e1 668static u32 msrs_to_save[] = {
e3267cbb 669 MSR_KVM_SYSTEM_TIME, MSR_KVM_WALL_CLOCK,
11c6bffa 670 MSR_KVM_SYSTEM_TIME_NEW, MSR_KVM_WALL_CLOCK_NEW,
55cd8e5a 671 HV_X64_MSR_GUEST_OS_ID, HV_X64_MSR_HYPERCALL,
10388a07 672 HV_X64_MSR_APIC_ASSIST_PAGE,
043405e1
CO		 673 MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP,
674 MSR_K6_STAR,
675#ifdef CONFIG_X86_64
676 MSR_CSTAR, MSR_KERNEL_GS_BASE, MSR_SYSCALL_MASK, MSR_LSTAR,
677#endif
e3267cbb 678 MSR_IA32_TSC, MSR_IA32_PERF_STATUS, MSR_IA32_CR_PAT, MSR_VM_HSAVE_PA
043405e1
CO		 679};
680
681static unsigned num_msrs_to_save;
682
683static u32 emulated_msrs[] = {
684 MSR_IA32_MISC_ENABLE,
685};
686
b69e8cae 687static int set_efer(struct kvm_vcpu *vcpu, u64 efer)
15c4a640 688{
b69e8cae
RJ		 689 if (efer & efer_reserved_bits)
690 return 1;
15c4a640
CO		 691
692 if (is_paging(vcpu)
b69e8cae
RJ		 693 && (vcpu->arch.efer & EFER_LME) != (efer & EFER_LME))
694 return 1;
15c4a640 695
1b2fd70c
AG		 696 if (efer & EFER_FFXSR) {
697 struct kvm_cpuid_entry2 *feat;
698
699 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
b69e8cae
RJ		 700 if (!feat || !(feat->edx & bit(X86_FEATURE_FXSR_OPT)))
701 return 1;
1b2fd70c
AG		 702 }
703
d8017474
AG		 704 if (efer & EFER_SVME) {
705 struct kvm_cpuid_entry2 *feat;
706
707 feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0);
b69e8cae
RJ		 708 if (!feat || !(feat->ecx & bit(X86_FEATURE_SVM)))
709 return 1;
d8017474
AG		 710 }
711
15c4a640 712 efer &= ~EFER_LMA;
f6801dff 713 efer |= vcpu->arch.efer & EFER_LMA;
15c4a640 714
a3d204e2
SY		 715 kvm_x86_ops->set_efer(vcpu, efer);
716
f6801dff 717 vcpu->arch.efer = efer;
9645bb56
AK		 718
719 vcpu->arch.mmu.base_role.nxe = (efer & EFER_NX) && !tdp_enabled;
720 kvm_mmu_reset_context(vcpu);
b69e8cae
RJ		 721
722 return 0;
15c4a640
CO		 723}
724
f2b4b7dd
JR		 725void kvm_enable_efer_bits(u64 mask)
726{
727 efer_reserved_bits &= ~mask;
728}
729EXPORT_SYMBOL_GPL(kvm_enable_efer_bits);
730
731
15c4a640
CO		 732/*
733 * Writes msr value into into the appropriate "register".
734 * Returns 0 on success, non-0 otherwise.
735 * Assumes vcpu_load() was already called.
736 */
737int kvm_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data)
738{
739 return kvm_x86_ops->set_msr(vcpu, msr_index, data);
740}
741
313a3dc7
CO		 742/*
743 * Adapt set_msr() to msr_io()'s calling convention
744 */
745static int do_set_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data)
746{
747 return kvm_set_msr(vcpu, index, *data);
748}
749
18068523
GOC		 750static void kvm_write_wall_clock(struct kvm *kvm, gpa_t wall_clock)
751{
9ed3c444
AK		 752 int version;
753 int r;
50d0a0f9 754 struct pvclock_wall_clock wc;
923de3cf 755 struct timespec boot;
18068523
GOC		 756
757 if (!wall_clock)
758 return;
759
9ed3c444
AK		 760 r = kvm_read_guest(kvm, wall_clock, &version, sizeof(version));
761 if (r)
762 return;
763
764 if (version & 1)
765 ++version; /* first time write, random junk */
766
767 ++version;
18068523 768
18068523
GOC		 769 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
770
50d0a0f9
GH		 771 /*
772 * The guest calculates current wall clock time by adding
773 * system time (updated by kvm_write_guest_time below) to the
774 * wall clock specified here. guest system time equals host
775 * system time for us, thus we must fill in host boot time here.
776 */
923de3cf 777 getboottime(&boot);
50d0a0f9
GH		 778
779 wc.sec = boot.tv_sec;
780 wc.nsec = boot.tv_nsec;
781 wc.version = version;
18068523
GOC		 782
783 kvm_write_guest(kvm, wall_clock, &wc, sizeof(wc));
784
785 version++;
786 kvm_write_guest(kvm, wall_clock, &version, sizeof(version));
18068523
GOC		 787}
788
50d0a0f9
GH		 789static uint32_t div_frac(uint32_t dividend, uint32_t divisor)
790{
791 uint32_t quotient, remainder;
792
793 /* Don't try to replace with do_div(), this one calculates
794 * "(dividend << 32) / divisor" */
795 __asm__ ( "divl %4"
796 : "=a" (quotient), "=d" (remainder)
797 : "0" (0), "1" (dividend), "r" (divisor) );
798 return quotient;
799}
800
801static void kvm_set_time_scale(uint32_t tsc_khz, struct pvclock_vcpu_time_info *hv_clock)
802{
803 uint64_t nsecs = 1000000000LL;
804 int32_t shift = 0;
805 uint64_t tps64;
806 uint32_t tps32;
807
808 tps64 = tsc_khz * 1000LL;
809 while (tps64 > nsecs*2) {
810 tps64 >>= 1;
811 shift--;
812 }
813
814 tps32 = (uint32_t)tps64;
815 while (tps32 <= (uint32_t)nsecs) {
816 tps32 <<= 1;
817 shift++;
818 }
819
820 hv_clock->tsc_shift = shift;
821 hv_clock->tsc_to_system_mul = div_frac(nsecs, tps32);
822
823 pr_debug("%s: tsc_khz %u, tsc_shift %d, tsc_mul %u\n",
80a914dc 824 __func__, tsc_khz, hv_clock->tsc_shift,
50d0a0f9
GH		 825 hv_clock->tsc_to_system_mul);
826}
827
c8076604
GH		 828static DEFINE_PER_CPU(unsigned long, cpu_tsc_khz);
829
18068523
GOC		 830static void kvm_write_guest_time(struct kvm_vcpu *v)
831{
832 struct timespec ts;
833 unsigned long flags;
834 struct kvm_vcpu_arch *vcpu = &v->arch;
835 void *shared_kaddr;
463656c0 836 unsigned long this_tsc_khz;
18068523
GOC		 837
838 if ((!vcpu->time_page))
839 return;
840
463656c0
AK		 841 this_tsc_khz = get_cpu_var(cpu_tsc_khz);
842 if (unlikely(vcpu->hv_clock_tsc_khz != this_tsc_khz)) {
843 kvm_set_time_scale(this_tsc_khz, &vcpu->hv_clock);
844 vcpu->hv_clock_tsc_khz = this_tsc_khz;
50d0a0f9 845 }
463656c0 846 put_cpu_var(cpu_tsc_khz);
50d0a0f9 847
18068523
GOC		 848 /* Keep irq disabled to prevent changes to the clock */
849 local_irq_save(flags);
af24a4e4 850 kvm_get_msr(v, MSR_IA32_TSC, &vcpu->hv_clock.tsc_timestamp);
18068523 851 ktime_get_ts(&ts);
923de3cf 852 monotonic_to_bootbased(&ts);
18068523
GOC		 853 local_irq_restore(flags);
854
855 /* With all the info we got, fill in the values */
856
857 vcpu->hv_clock.system_time = ts.tv_nsec +
afbcf7ab
GC		 858 (NSEC_PER_SEC * (u64)ts.tv_sec) + v->kvm->arch.kvmclock_offset;
859
371bcf64
GC		 860 vcpu->hv_clock.flags = 0;
861
18068523
GOC		 862 /*
863 * The interface expects us to write an even number signaling that the
864 * update is finished. Since the guest won't see the intermediate
50d0a0f9 865 * state, we just increase by 2 at the end.
18068523 866 */
50d0a0f9 867 vcpu->hv_clock.version += 2;
18068523
GOC		 868
869 shared_kaddr = kmap_atomic(vcpu->time_page, KM_USER0);
870
871 memcpy(shared_kaddr + vcpu->time_offset, &vcpu->hv_clock,
50d0a0f9 872 sizeof(vcpu->hv_clock));
18068523
GOC		 873
874 kunmap_atomic(shared_kaddr, KM_USER0);
875
876 mark_page_dirty(v->kvm, vcpu->time >> PAGE_SHIFT);
877}
878
c8076604
GH		 879static int kvm_request_guest_time_update(struct kvm_vcpu *v)
880{
881 struct kvm_vcpu_arch *vcpu = &v->arch;
882
883 if (!vcpu->time_page)
884 return 0;
885 set_bit(KVM_REQ_KVMCLOCK_UPDATE, &v->requests);
886 return 1;
887}
888
9ba075a6
AK		 889static bool msr_mtrr_valid(unsigned msr)
890{
891 switch (msr) {
892 case 0x200 ... 0x200 + 2 * KVM_NR_VAR_MTRR - 1:
893 case MSR_MTRRfix64K_00000:
894 case MSR_MTRRfix16K_80000:
895 case MSR_MTRRfix16K_A0000:
896 case MSR_MTRRfix4K_C0000:
897 case MSR_MTRRfix4K_C8000:
898 case MSR_MTRRfix4K_D0000:
899 case MSR_MTRRfix4K_D8000:
900 case MSR_MTRRfix4K_E0000:
901 case MSR_MTRRfix4K_E8000:
902 case MSR_MTRRfix4K_F0000:
903 case MSR_MTRRfix4K_F8000:
904 case MSR_MTRRdefType:
905 case MSR_IA32_CR_PAT:
906 return true;
907 case 0x2f8:
908 return true;
909 }
910 return false;
911}
912
d6289b93
MT		 913static bool valid_pat_type(unsigned t)
914{
915 return t < 8 && (1 << t) & 0xf3; /* 0, 1, 4, 5, 6, 7 */
916}
917
918static bool valid_mtrr_type(unsigned t)
919{
920 return t < 8 && (1 << t) & 0x73; /* 0, 1, 4, 5, 6 */
921}
922
923static bool mtrr_valid(struct kvm_vcpu *vcpu, u32 msr, u64 data)
924{
925 int i;
926
927 if (!msr_mtrr_valid(msr))
928 return false;
929
930 if (msr == MSR_IA32_CR_PAT) {
931 for (i = 0; i < 8; i++)
932 if (!valid_pat_type((data >> (i * 8)) & 0xff))
933 return false;
934 return true;
935 } else if (msr == MSR_MTRRdefType) {
936 if (data & ~0xcff)
937 return false;
938 return valid_mtrr_type(data & 0xff);
939 } else if (msr >= MSR_MTRRfix64K_00000 && msr <= MSR_MTRRfix4K_F8000) {
940 for (i = 0; i < 8 ; i++)
941 if (!valid_mtrr_type((data >> (i * 8)) & 0xff))
942 return false;
943 return true;
944 }
945
946 /* variable MTRRs */
947 return valid_mtrr_type(data & 0xff);
948}
949
9ba075a6
AK		 950static int set_msr_mtrr(struct kvm_vcpu *vcpu, u32 msr, u64 data)
951{
0bed3b56
SY		 952 u64 *p = (u64 *)&vcpu->arch.mtrr_state.fixed_ranges;
953
d6289b93 954 if (!mtrr_valid(vcpu, msr, data))
9ba075a6
AK		 955 return 1;
956
0bed3b56
SY		 957 if (msr == MSR_MTRRdefType) {
958 vcpu->arch.mtrr_state.def_type = data;
959 vcpu->arch.mtrr_state.enabled = (data & 0xc00) >> 10;
960 } else if (msr == MSR_MTRRfix64K_00000)
961 p[0] = data;
962 else if (msr == MSR_MTRRfix16K_80000 || msr == MSR_MTRRfix16K_A0000)
963 p[1 + msr - MSR_MTRRfix16K_80000] = data;
964 else if (msr >= MSR_MTRRfix4K_C0000 && msr <= MSR_MTRRfix4K_F8000)
965 p[3 + msr - MSR_MTRRfix4K_C0000] = data;
966 else if (msr == MSR_IA32_CR_PAT)
967 vcpu->arch.pat = data;
968 else { /* Variable MTRRs */
969 int idx, is_mtrr_mask;
970 u64 *pt;
971
972 idx = (msr - 0x200) / 2;
973 is_mtrr_mask = msr - 0x200 - 2 * idx;
974 if (!is_mtrr_mask)
975 pt =
976 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].base_lo;
977 else
978 pt =
979 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].mask_lo;
980 *pt = data;
981 }
982
983 kvm_mmu_reset_context(vcpu);
9ba075a6
AK		 984 return 0;
985}
15c4a640 986
890ca9ae 987static int set_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 data)
15c4a640 988{
890ca9ae
HY		 989 u64 mcg_cap = vcpu->arch.mcg_cap;
990 unsigned bank_num = mcg_cap & 0xff;
991
15c4a640 992 switch (msr) {
15c4a640 993 case MSR_IA32_MCG_STATUS:
890ca9ae 994 vcpu->arch.mcg_status = data;
15c4a640 995 break;
c7ac679c 996 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 997 if (!(mcg_cap & MCG_CTL_P))
998 return 1;
999 if (data != 0 && data != ~(u64)0)
1000 return -1;
1001 vcpu->arch.mcg_ctl = data;
1002 break;
1003 default:
1004 if (msr >= MSR_IA32_MC0_CTL &&
1005 msr < MSR_IA32_MC0_CTL + 4 * bank_num) {
1006 u32 offset = msr - MSR_IA32_MC0_CTL;
114be429
AP		 1007 /* only 0 or all 1s can be written to IA32_MCi_CTL
1008 * some Linux kernels though clear bit 10 in bank 4 to
1009 * workaround a BIOS/GART TBL issue on AMD K8s, ignore
1010 * this to avoid an uncatched #GP in the guest
1011 */
890ca9ae 1012 if ((offset & 0x3) == 0 &&
114be429 1013 data != 0 && (data | (1 << 10)) != ~(u64)0)
890ca9ae
HY		 1014 return -1;
1015 vcpu->arch.mce_banks[offset] = data;
1016 break;
1017 }
1018 return 1;
1019 }
1020 return 0;
1021}
1022
ffde22ac
ES		 1023static int xen_hvm_config(struct kvm_vcpu *vcpu, u64 data)
1024{
1025 struct kvm *kvm = vcpu->kvm;
1026 int lm = is_long_mode(vcpu);
1027 u8 *blob_addr = lm ? (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_64
1028 : (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_32;
1029 u8 blob_size = lm ? kvm->arch.xen_hvm_config.blob_size_64
1030 : kvm->arch.xen_hvm_config.blob_size_32;
1031 u32 page_num = data & ~PAGE_MASK;
1032 u64 page_addr = data & PAGE_MASK;
1033 u8 *page;
1034 int r;
1035
1036 r = -E2BIG;
1037 if (page_num >= blob_size)
1038 goto out;
1039 r = -ENOMEM;
1040 page = kzalloc(PAGE_SIZE, GFP_KERNEL);
1041 if (!page)
1042 goto out;
1043 r = -EFAULT;
1044 if (copy_from_user(page, blob_addr + (page_num * PAGE_SIZE), PAGE_SIZE))
1045 goto out_free;
1046 if (kvm_write_guest(kvm, page_addr, page, PAGE_SIZE))
1047 goto out_free;
1048 r = 0;
1049out_free:
1050 kfree(page);
1051out:
1052 return r;
1053}
1054
55cd8e5a
GN		 1055static bool kvm_hv_hypercall_enabled(struct kvm *kvm)
1056{
1057 return kvm->arch.hv_hypercall & HV_X64_MSR_HYPERCALL_ENABLE;
1058}
1059
1060static bool kvm_hv_msr_partition_wide(u32 msr)
1061{
1062 bool r = false;
1063 switch (msr) {
1064 case HV_X64_MSR_GUEST_OS_ID:
1065 case HV_X64_MSR_HYPERCALL:
1066 r = true;
1067 break;
1068 }
1069
1070 return r;
1071}
1072
1073static int set_msr_hyperv_pw(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1074{
1075 struct kvm *kvm = vcpu->kvm;
1076
1077 switch (msr) {
1078 case HV_X64_MSR_GUEST_OS_ID:
1079 kvm->arch.hv_guest_os_id = data;
1080 /* setting guest os id to zero disables hypercall page */
1081 if (!kvm->arch.hv_guest_os_id)
1082 kvm->arch.hv_hypercall &= ~HV_X64_MSR_HYPERCALL_ENABLE;
1083 break;
1084 case HV_X64_MSR_HYPERCALL: {
1085 u64 gfn;
1086 unsigned long addr;
1087 u8 instructions[4];
1088
1089 /* if guest os id is not set hypercall should remain disabled */
1090 if (!kvm->arch.hv_guest_os_id)
1091 break;
1092 if (!(data & HV_X64_MSR_HYPERCALL_ENABLE)) {
1093 kvm->arch.hv_hypercall = data;
1094 break;
1095 }
1096 gfn = data >> HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT;
1097 addr = gfn_to_hva(kvm, gfn);
1098 if (kvm_is_error_hva(addr))
1099 return 1;
1100 kvm_x86_ops->patch_hypercall(vcpu, instructions);
1101 ((unsigned char *)instructions)[3] = 0xc3; /* ret */
1102 if (copy_to_user((void __user *)addr, instructions, 4))
1103 return 1;
1104 kvm->arch.hv_hypercall = data;
1105 break;
1106 }
1107 default:
1108 pr_unimpl(vcpu, "HYPER-V unimplemented wrmsr: 0x%x "
1109 "data 0x%llx\n", msr, data);
1110 return 1;
1111 }
1112 return 0;
1113}
1114
1115static int set_msr_hyperv(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1116{
10388a07
GN		 1117 switch (msr) {
1118 case HV_X64_MSR_APIC_ASSIST_PAGE: {
1119 unsigned long addr;
55cd8e5a 1120
10388a07
GN		 1121 if (!(data & HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE)) {
1122 vcpu->arch.hv_vapic = data;
1123 break;
1124 }
1125 addr = gfn_to_hva(vcpu->kvm, data >>
1126 HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT);
1127 if (kvm_is_error_hva(addr))
1128 return 1;
1129 if (clear_user((void __user *)addr, PAGE_SIZE))
1130 return 1;
1131 vcpu->arch.hv_vapic = data;
1132 break;
1133 }
1134 case HV_X64_MSR_EOI:
1135 return kvm_hv_vapic_msr_write(vcpu, APIC_EOI, data);
1136 case HV_X64_MSR_ICR:
1137 return kvm_hv_vapic_msr_write(vcpu, APIC_ICR, data);
1138 case HV_X64_MSR_TPR:
1139 return kvm_hv_vapic_msr_write(vcpu, APIC_TASKPRI, data);
1140 default:
1141 pr_unimpl(vcpu, "HYPER-V unimplemented wrmsr: 0x%x "
1142 "data 0x%llx\n", msr, data);
1143 return 1;
1144 }
1145
1146 return 0;
55cd8e5a
GN		 1147}
1148
15c4a640
CO		 1149int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data)
1150{
1151 switch (msr) {
15c4a640 1152 case MSR_EFER:
b69e8cae 1153 return set_efer(vcpu, data);
8f1589d9
AP		 1154 case MSR_K7_HWCR:
1155 data &= ~(u64)0x40; /* ignore flush filter disable */
82494028 1156 data &= ~(u64)0x100; /* ignore ignne emulation enable */
8f1589d9
AP		 1157 if (data != 0) {
1158 pr_unimpl(vcpu, "unimplemented HWCR wrmsr: 0x%llx\n",
1159 data);
1160 return 1;
1161 }
15c4a640 1162 break;
f7c6d140
AP		 1163 case MSR_FAM10H_MMIO_CONF_BASE:
1164 if (data != 0) {
1165 pr_unimpl(vcpu, "unimplemented MMIO_CONF_BASE wrmsr: "
1166 "0x%llx\n", data);
1167 return 1;
1168 }
15c4a640 1169 break;
c323c0e5 1170 case MSR_AMD64_NB_CFG:
c7ac679c 1171 break;
b5e2fec0
AG		 1172 case MSR_IA32_DEBUGCTLMSR:
1173 if (!data) {
1174 /* We support the non-activated case already */
1175 break;
1176 } else if (data & ~(DEBUGCTLMSR_LBR | DEBUGCTLMSR_BTF)) {
1177 /* Values other than LBR and BTF are vendor-specific,
1178 thus reserved and should throw a #GP */
1179 return 1;
1180 }
1181 pr_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n",
1182 __func__, data);
1183 break;
15c4a640
CO		 1184 case MSR_IA32_UCODE_REV:
1185 case MSR_IA32_UCODE_WRITE:
61a6bd67 1186 case MSR_VM_HSAVE_PA:
6098ca93 1187 case MSR_AMD64_PATCH_LOADER:
15c4a640 1188 break;
9ba075a6
AK		 1189 case 0x200 ... 0x2ff:
1190 return set_msr_mtrr(vcpu, msr, data);
15c4a640
CO		 1191 case MSR_IA32_APICBASE:
1192 kvm_set_apic_base(vcpu, data);
1193 break;
0105d1a5
GN		 1194 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
1195 return kvm_x2apic_msr_write(vcpu, msr, data);
15c4a640 1196 case MSR_IA32_MISC_ENABLE:
ad312c7c 1197 vcpu->arch.ia32_misc_enable_msr = data;
15c4a640 1198 break;
11c6bffa 1199 case MSR_KVM_WALL_CLOCK_NEW:
18068523
GOC		 1200 case MSR_KVM_WALL_CLOCK:
1201 vcpu->kvm->arch.wall_clock = data;
1202 kvm_write_wall_clock(vcpu->kvm, data);
1203 break;
11c6bffa 1204 case MSR_KVM_SYSTEM_TIME_NEW:
18068523
GOC		 1205 case MSR_KVM_SYSTEM_TIME: {
1206 if (vcpu->arch.time_page) {
1207 kvm_release_page_dirty(vcpu->arch.time_page);
1208 vcpu->arch.time_page = NULL;
1209 }
1210
1211 vcpu->arch.time = data;
1212
1213 /* we verify if the enable bit is set... */
1214 if (!(data & 1))
1215 break;
1216
1217 /* ...but clean it before doing the actual write */
1218 vcpu->arch.time_offset = data & ~(PAGE_MASK | 1);
1219
18068523
GOC		 1220 vcpu->arch.time_page =
1221 gfn_to_page(vcpu->kvm, data >> PAGE_SHIFT);
18068523
GOC		 1222
1223 if (is_error_page(vcpu->arch.time_page)) {
1224 kvm_release_page_clean(vcpu->arch.time_page);
1225 vcpu->arch.time_page = NULL;
1226 }
1227
c8076604 1228 kvm_request_guest_time_update(vcpu);
18068523
GOC		 1229 break;
1230 }
890ca9ae
HY		 1231 case MSR_IA32_MCG_CTL:
1232 case MSR_IA32_MCG_STATUS:
1233 case MSR_IA32_MC0_CTL ... MSR_IA32_MC0_CTL + 4 * KVM_MAX_MCE_BANKS - 1:
1234 return set_msr_mce(vcpu, msr, data);
71db6023
AP		 1235
1236 /* Performance counters are not protected by a CPUID bit,
1237 * so we should check all of them in the generic path for the sake of
1238 * cross vendor migration.
1239 * Writing a zero into the event select MSRs disables them,
1240 * which we perfectly emulate ;-). Any other value should be at least
1241 * reported, some guests depend on them.
1242 */
1243 case MSR_P6_EVNTSEL0:
1244 case MSR_P6_EVNTSEL1:
1245 case MSR_K7_EVNTSEL0:
1246 case MSR_K7_EVNTSEL1:
1247 case MSR_K7_EVNTSEL2:
1248 case MSR_K7_EVNTSEL3:
1249 if (data != 0)
1250 pr_unimpl(vcpu, "unimplemented perfctr wrmsr: "
1251 "0x%x data 0x%llx\n", msr, data);
1252 break;
1253 /* at least RHEL 4 unconditionally writes to the perfctr registers,
1254 * so we ignore writes to make it happy.
1255 */
1256 case MSR_P6_PERFCTR0:
1257 case MSR_P6_PERFCTR1:
1258 case MSR_K7_PERFCTR0:
1259 case MSR_K7_PERFCTR1:
1260 case MSR_K7_PERFCTR2:
1261 case MSR_K7_PERFCTR3:
1262 pr_unimpl(vcpu, "unimplemented perfctr wrmsr: "
1263 "0x%x data 0x%llx\n", msr, data);
1264 break;
55cd8e5a
GN		 1265 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
1266 if (kvm_hv_msr_partition_wide(msr)) {
1267 int r;
1268 mutex_lock(&vcpu->kvm->lock);
1269 r = set_msr_hyperv_pw(vcpu, msr, data);
1270 mutex_unlock(&vcpu->kvm->lock);
1271 return r;
1272 } else
1273 return set_msr_hyperv(vcpu, msr, data);
1274 break;
15c4a640 1275 default:
ffde22ac
ES		 1276 if (msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))
1277 return xen_hvm_config(vcpu, data);
ed85c068
AP		 1278 if (!ignore_msrs) {
1279 pr_unimpl(vcpu, "unhandled wrmsr: 0x%x data %llx\n",
1280 msr, data);
1281 return 1;
1282 } else {
1283 pr_unimpl(vcpu, "ignored wrmsr: 0x%x data %llx\n",
1284 msr, data);
1285 break;
1286 }
15c4a640
CO		 1287 }
1288 return 0;
1289}
1290EXPORT_SYMBOL_GPL(kvm_set_msr_common);
1291
1292
1293/*
1294 * Reads an msr value (of 'msr_index') into 'pdata'.
1295 * Returns 0 on success, non-0 otherwise.
1296 * Assumes vcpu_load() was already called.
1297 */
1298int kvm_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata)
1299{
1300 return kvm_x86_ops->get_msr(vcpu, msr_index, pdata);
1301}
1302
9ba075a6
AK		 1303static int get_msr_mtrr(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1304{
0bed3b56
SY		 1305 u64 *p = (u64 *)&vcpu->arch.mtrr_state.fixed_ranges;
1306
9ba075a6
AK		 1307 if (!msr_mtrr_valid(msr))
1308 return 1;
1309
0bed3b56
SY		 1310 if (msr == MSR_MTRRdefType)
1311 *pdata = vcpu->arch.mtrr_state.def_type +
1312 (vcpu->arch.mtrr_state.enabled << 10);
1313 else if (msr == MSR_MTRRfix64K_00000)
1314 *pdata = p[0];
1315 else if (msr == MSR_MTRRfix16K_80000 || msr == MSR_MTRRfix16K_A0000)
1316 *pdata = p[1 + msr - MSR_MTRRfix16K_80000];
1317 else if (msr >= MSR_MTRRfix4K_C0000 && msr <= MSR_MTRRfix4K_F8000)
1318 *pdata = p[3 + msr - MSR_MTRRfix4K_C0000];
1319 else if (msr == MSR_IA32_CR_PAT)
1320 *pdata = vcpu->arch.pat;
1321 else { /* Variable MTRRs */
1322 int idx, is_mtrr_mask;
1323 u64 *pt;
1324
1325 idx = (msr - 0x200) / 2;
1326 is_mtrr_mask = msr - 0x200 - 2 * idx;
1327 if (!is_mtrr_mask)
1328 pt =
1329 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].base_lo;
1330 else
1331 pt =
1332 (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].mask_lo;
1333 *pdata = *pt;
1334 }
1335
9ba075a6
AK		 1336 return 0;
1337}
1338
890ca9ae 1339static int get_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
15c4a640
CO		 1340{
1341 u64 data;
890ca9ae
HY		 1342 u64 mcg_cap = vcpu->arch.mcg_cap;
1343 unsigned bank_num = mcg_cap & 0xff;
15c4a640
CO		 1344
1345 switch (msr) {
15c4a640
CO		 1346 case MSR_IA32_P5_MC_ADDR:
1347 case MSR_IA32_P5_MC_TYPE:
890ca9ae
HY		 1348 data = 0;
1349 break;
15c4a640 1350 case MSR_IA32_MCG_CAP:
890ca9ae
HY		 1351 data = vcpu->arch.mcg_cap;
1352 break;
c7ac679c 1353 case MSR_IA32_MCG_CTL:
890ca9ae
HY		 1354 if (!(mcg_cap & MCG_CTL_P))
1355 return 1;
1356 data = vcpu->arch.mcg_ctl;
1357 break;
1358 case MSR_IA32_MCG_STATUS:
1359 data = vcpu->arch.mcg_status;
1360 break;
1361 default:
1362 if (msr >= MSR_IA32_MC0_CTL &&
1363 msr < MSR_IA32_MC0_CTL + 4 * bank_num) {
1364 u32 offset = msr - MSR_IA32_MC0_CTL;
1365 data = vcpu->arch.mce_banks[offset];
1366 break;
1367 }
1368 return 1;
1369 }
1370 *pdata = data;
1371 return 0;
1372}
1373
55cd8e5a
GN		 1374static int get_msr_hyperv_pw(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1375{
1376 u64 data = 0;
1377 struct kvm *kvm = vcpu->kvm;
1378
1379 switch (msr) {
1380 case HV_X64_MSR_GUEST_OS_ID:
1381 data = kvm->arch.hv_guest_os_id;
1382 break;
1383 case HV_X64_MSR_HYPERCALL:
1384 data = kvm->arch.hv_hypercall;
1385 break;
1386 default:
1387 pr_unimpl(vcpu, "Hyper-V unhandled rdmsr: 0x%x\n", msr);
1388 return 1;
1389 }
1390
1391 *pdata = data;
1392 return 0;
1393}
1394
1395static int get_msr_hyperv(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1396{
1397 u64 data = 0;
1398
1399 switch (msr) {
1400 case HV_X64_MSR_VP_INDEX: {
1401 int r;
1402 struct kvm_vcpu *v;
1403 kvm_for_each_vcpu(r, v, vcpu->kvm)
1404 if (v == vcpu)
1405 data = r;
1406 break;
1407 }
10388a07
GN		 1408 case HV_X64_MSR_EOI:
1409 return kvm_hv_vapic_msr_read(vcpu, APIC_EOI, pdata);
1410 case HV_X64_MSR_ICR:
1411 return kvm_hv_vapic_msr_read(vcpu, APIC_ICR, pdata);
1412 case HV_X64_MSR_TPR:
1413 return kvm_hv_vapic_msr_read(vcpu, APIC_TASKPRI, pdata);
55cd8e5a
GN		 1414 default:
1415 pr_unimpl(vcpu, "Hyper-V unhandled rdmsr: 0x%x\n", msr);
1416 return 1;
1417 }
1418 *pdata = data;
1419 return 0;
1420}
1421
890ca9ae
HY		 1422int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata)
1423{
1424 u64 data;
1425
1426 switch (msr) {
890ca9ae 1427 case MSR_IA32_PLATFORM_ID:
15c4a640 1428 case MSR_IA32_UCODE_REV:
15c4a640 1429 case MSR_IA32_EBL_CR_POWERON:
b5e2fec0
AG		 1430 case MSR_IA32_DEBUGCTLMSR:
1431 case MSR_IA32_LASTBRANCHFROMIP:
1432 case MSR_IA32_LASTBRANCHTOIP:
1433 case MSR_IA32_LASTINTFROMIP:
1434 case MSR_IA32_LASTINTTOIP:
60af2ecd
JSR		 1435 case MSR_K8_SYSCFG:
1436 case MSR_K7_HWCR:
61a6bd67 1437 case MSR_VM_HSAVE_PA:
1f3ee616
AS		 1438 case MSR_P6_PERFCTR0:
1439 case MSR_P6_PERFCTR1:
7fe29e0f
AS		 1440 case MSR_P6_EVNTSEL0:
1441 case MSR_P6_EVNTSEL1:
9e699624 1442 case MSR_K7_EVNTSEL0:
1f3ee616 1443 case MSR_K7_PERFCTR0:
1fdbd48c 1444 case MSR_K8_INT_PENDING_MSG:
c323c0e5 1445 case MSR_AMD64_NB_CFG:
f7c6d140 1446 case MSR_FAM10H_MMIO_CONF_BASE:
15c4a640
CO		 1447 data = 0;
1448 break;
9ba075a6
AK		 1449 case MSR_MTRRcap:
1450 data = 0x500 | KVM_NR_VAR_MTRR;
1451 break;
1452 case 0x200 ... 0x2ff:
1453 return get_msr_mtrr(vcpu, msr, pdata);
15c4a640
CO		 1454 case 0xcd: /* fsb frequency */
1455 data = 3;
1456 break;
1457 case MSR_IA32_APICBASE:
1458 data = kvm_get_apic_base(vcpu);
1459 break;
0105d1a5
GN		 1460 case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff:
1461 return kvm_x2apic_msr_read(vcpu, msr, pdata);
1462 break;
15c4a640 1463 case MSR_IA32_MISC_ENABLE:
ad312c7c 1464 data = vcpu->arch.ia32_misc_enable_msr;
15c4a640 1465 break;
847f0ad8
AG		 1466 case MSR_IA32_PERF_STATUS:
1467 /* TSC increment by tick */
1468 data = 1000ULL;
1469 /* CPU multiplier */
1470 data |= (((uint64_t)4ULL) << 40);
1471 break;
15c4a640 1472 case MSR_EFER:
f6801dff 1473 data = vcpu->arch.efer;
15c4a640 1474 break;
18068523 1475 case MSR_KVM_WALL_CLOCK:
11c6bffa 1476 case MSR_KVM_WALL_CLOCK_NEW:
18068523
GOC		 1477 data = vcpu->kvm->arch.wall_clock;
1478 break;
1479 case MSR_KVM_SYSTEM_TIME:
11c6bffa 1480 case MSR_KVM_SYSTEM_TIME_NEW:
18068523
GOC		 1481 data = vcpu->arch.time;
1482 break;
890ca9ae
HY		 1483 case MSR_IA32_P5_MC_ADDR:
1484 case MSR_IA32_P5_MC_TYPE:
1485 case MSR_IA32_MCG_CAP:
1486 case MSR_IA32_MCG_CTL:
1487 case MSR_IA32_MCG_STATUS:
1488 case MSR_IA32_MC0_CTL ... MSR_IA32_MC0_CTL + 4 * KVM_MAX_MCE_BANKS - 1:
1489 return get_msr_mce(vcpu, msr, pdata);
55cd8e5a
GN		 1490 case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15:
1491 if (kvm_hv_msr_partition_wide(msr)) {
1492 int r;
1493 mutex_lock(&vcpu->kvm->lock);
1494 r = get_msr_hyperv_pw(vcpu, msr, pdata);
1495 mutex_unlock(&vcpu->kvm->lock);
1496 return r;
1497 } else
1498 return get_msr_hyperv(vcpu, msr, pdata);
1499 break;
15c4a640 1500 default:
ed85c068
AP		 1501 if (!ignore_msrs) {
1502 pr_unimpl(vcpu, "unhandled rdmsr: 0x%x\n", msr);
1503 return 1;
1504 } else {
1505 pr_unimpl(vcpu, "ignored rdmsr: 0x%x\n", msr);
1506 data = 0;
1507 }
1508 break;
15c4a640
CO		 1509 }
1510 *pdata = data;
1511 return 0;
1512}
1513EXPORT_SYMBOL_GPL(kvm_get_msr_common);
1514
313a3dc7
CO		 1515/*
1516 * Read or write a bunch of msrs. All parameters are kernel addresses.
1517 *
1518 * @return number of msrs set successfully.
1519 */
1520static int __msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs *msrs,
1521 struct kvm_msr_entry *entries,
1522 int (*do_msr)(struct kvm_vcpu *vcpu,
1523 unsigned index, u64 *data))
1524{
f656ce01 1525 int i, idx;
313a3dc7
CO		 1526
1527 vcpu_load(vcpu);
1528
f656ce01 1529 idx = srcu_read_lock(&vcpu->kvm->srcu);
313a3dc7
CO		 1530 for (i = 0; i < msrs->nmsrs; ++i)
1531 if (do_msr(vcpu, entries[i].index, &entries[i].data))
1532 break;
f656ce01 1533 srcu_read_unlock(&vcpu->kvm->srcu, idx);
313a3dc7
CO		 1534
1535 vcpu_put(vcpu);
1536
1537 return i;
1538}
1539
1540/*
1541 * Read or write a bunch of msrs. Parameters are user addresses.
1542 *
1543 * @return number of msrs set successfully.
1544 */
1545static int msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs __user *user_msrs,
1546 int (*do_msr)(struct kvm_vcpu *vcpu,
1547 unsigned index, u64 *data),
1548 int writeback)
1549{
1550 struct kvm_msrs msrs;
1551 struct kvm_msr_entry *entries;
1552 int r, n;
1553 unsigned size;
1554
1555 r = -EFAULT;
1556 if (copy_from_user(&msrs, user_msrs, sizeof msrs))
1557 goto out;
1558
1559 r = -E2BIG;
1560 if (msrs.nmsrs >= MAX_IO_MSRS)
1561 goto out;
1562
1563 r = -ENOMEM;
1564 size = sizeof(struct kvm_msr_entry) * msrs.nmsrs;
7a73c028 1565 entries = kmalloc(size, GFP_KERNEL);
313a3dc7
CO		 1566 if (!entries)
1567 goto out;
1568
1569 r = -EFAULT;
1570 if (copy_from_user(entries, user_msrs->entries, size))
1571 goto out_free;
1572
1573 r = n = __msr_io(vcpu, &msrs, entries, do_msr);
1574 if (r < 0)
1575 goto out_free;
1576
1577 r = -EFAULT;
1578 if (writeback && copy_to_user(user_msrs->entries, entries, size))
1579 goto out_free;
1580
1581 r = n;
1582
1583out_free:
7a73c028 1584 kfree(entries);
313a3dc7
CO		 1585out:
1586 return r;
1587}
1588
018d00d2
ZX		 1589int kvm_dev_ioctl_check_extension(long ext)
1590{
1591 int r;
1592
1593 switch (ext) {
1594 case KVM_CAP_IRQCHIP:
1595 case KVM_CAP_HLT:
1596 case KVM_CAP_MMU_SHADOW_CACHE_CONTROL:
018d00d2 1597 case KVM_CAP_SET_TSS_ADDR:
07716717 1598 case KVM_CAP_EXT_CPUID:
c8076604 1599 case KVM_CAP_CLOCKSOURCE:
7837699f 1600 case KVM_CAP_PIT:
a28e4f5a 1601 case KVM_CAP_NOP_IO_DELAY:
62d9f0db 1602 case KVM_CAP_MP_STATE:
ed848624 1603 case KVM_CAP_SYNC_MMU:
52d939a0 1604 case KVM_CAP_REINJECT_CONTROL:
4925663a 1605 case KVM_CAP_IRQ_INJECT_STATUS:
e56d532f 1606 case KVM_CAP_ASSIGN_DEV_IRQ:
721eecbf 1607 case KVM_CAP_IRQFD:
d34e6b17 1608 case KVM_CAP_IOEVENTFD:
c5ff41ce 1609 case KVM_CAP_PIT2:
e9f42757 1610 case KVM_CAP_PIT_STATE2:
b927a3ce 1611 case KVM_CAP_SET_IDENTITY_MAP_ADDR:
ffde22ac 1612 case KVM_CAP_XEN_HVM:
afbcf7ab 1613 case KVM_CAP_ADJUST_CLOCK:
3cfc3092 1614 case KVM_CAP_VCPU_EVENTS:
55cd8e5a 1615 case KVM_CAP_HYPERV:
10388a07 1616 case KVM_CAP_HYPERV_VAPIC:
c25bc163 1617 case KVM_CAP_HYPERV_SPIN:
ab9f4ecb 1618 case KVM_CAP_PCI_SEGMENT:
a1efbe77 1619 case KVM_CAP_DEBUGREGS:
d2be1651 1620 case KVM_CAP_X86_ROBUST_SINGLESTEP:
018d00d2
ZX		 1621 r = 1;
1622 break;
542472b5
LV		 1623 case KVM_CAP_COALESCED_MMIO:
1624 r = KVM_COALESCED_MMIO_PAGE_OFFSET;
1625 break;
774ead3a
AK		 1626 case KVM_CAP_VAPIC:
1627 r = !kvm_x86_ops->cpu_has_accelerated_tpr();
1628 break;
f725230a
AK		 1629 case KVM_CAP_NR_VCPUS:
1630 r = KVM_MAX_VCPUS;
1631 break;
a988b910
AK		 1632 case KVM_CAP_NR_MEMSLOTS:
1633 r = KVM_MEMORY_SLOTS;
1634 break;
a68a6a72
MT		 1635 case KVM_CAP_PV_MMU: /* obsolete */
1636 r = 0;
2f333bcb 1637 break;
62c476c7 1638 case KVM_CAP_IOMMU:
19de40a8 1639 r = iommu_found();
62c476c7 1640 break;
890ca9ae
HY		 1641 case KVM_CAP_MCE:
1642 r = KVM_MAX_MCE_BANKS;
1643 break;
018d00d2
ZX		 1644 default:
1645 r = 0;
1646 break;
1647 }
1648 return r;
1649
1650}
1651
043405e1
CO		 1652long kvm_arch_dev_ioctl(struct file *filp,
1653 unsigned int ioctl, unsigned long arg)
1654{
1655 void __user *argp = (void __user *)arg;
1656 long r;
1657
1658 switch (ioctl) {
1659 case KVM_GET_MSR_INDEX_LIST: {
1660 struct kvm_msr_list __user *user_msr_list = argp;
1661 struct kvm_msr_list msr_list;
1662 unsigned n;
1663
1664 r = -EFAULT;
1665 if (copy_from_user(&msr_list, user_msr_list, sizeof msr_list))
1666 goto out;
1667 n = msr_list.nmsrs;
1668 msr_list.nmsrs = num_msrs_to_save + ARRAY_SIZE(emulated_msrs);
1669 if (copy_to_user(user_msr_list, &msr_list, sizeof msr_list))
1670 goto out;
1671 r = -E2BIG;
e125e7b6 1672 if (n < msr_list.nmsrs)
043405e1
CO		 1673 goto out;
1674 r = -EFAULT;
1675 if (copy_to_user(user_msr_list->indices, &msrs_to_save,
1676 num_msrs_to_save * sizeof(u32)))
1677 goto out;
e125e7b6 1678 if (copy_to_user(user_msr_list->indices + num_msrs_to_save,
043405e1
CO		 1679 &emulated_msrs,
1680 ARRAY_SIZE(emulated_msrs) * sizeof(u32)))
1681 goto out;
1682 r = 0;
1683 break;
1684 }
674eea0f
AK		 1685 case KVM_GET_SUPPORTED_CPUID: {
1686 struct kvm_cpuid2 __user *cpuid_arg = argp;
1687 struct kvm_cpuid2 cpuid;
1688
1689 r = -EFAULT;
1690 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
1691 goto out;
1692 r = kvm_dev_ioctl_get_supported_cpuid(&cpuid,
19355475 1693 cpuid_arg->entries);
674eea0f
AK		 1694 if (r)
1695 goto out;
1696
1697 r = -EFAULT;
1698 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
1699 goto out;
1700 r = 0;
1701 break;
1702 }
890ca9ae
HY		 1703 case KVM_X86_GET_MCE_CAP_SUPPORTED: {
1704 u64 mce_cap;
1705
1706 mce_cap = KVM_MCE_CAP_SUPPORTED;
1707 r = -EFAULT;
1708 if (copy_to_user(argp, &mce_cap, sizeof mce_cap))
1709 goto out;
1710 r = 0;
1711 break;
1712 }
043405e1
CO		 1713 default:
1714 r = -EINVAL;
1715 }
1716out:
1717 return r;
1718}
1719
313a3dc7
CO		 1720void kvm_arch_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
1721{
1722 kvm_x86_ops->vcpu_load(vcpu, cpu);
6b7d7e76
ZA		 1723 if (unlikely(per_cpu(cpu_tsc_khz, cpu) == 0)) {
1724 unsigned long khz = cpufreq_quick_get(cpu);
1725 if (!khz)
1726 khz = tsc_khz;
1727 per_cpu(cpu_tsc_khz, cpu) = khz;
1728 }
c8076604 1729 kvm_request_guest_time_update(vcpu);
313a3dc7
CO		 1730}
1731
1732void kvm_arch_vcpu_put(struct kvm_vcpu *vcpu)
1733{
02daab21 1734 kvm_x86_ops->vcpu_put(vcpu);
1c11e713 1735 kvm_put_guest_fpu(vcpu);
313a3dc7
CO		 1736}
1737
07716717 1738static int is_efer_nx(void)
313a3dc7 1739{
e286e86e 1740 unsigned long long efer = 0;
313a3dc7 1741
e286e86e 1742 rdmsrl_safe(MSR_EFER, &efer);
07716717
DK		 1743 return efer & EFER_NX;
1744}
1745
1746static void cpuid_fix_nx_cap(struct kvm_vcpu *vcpu)
1747{
1748 int i;
1749 struct kvm_cpuid_entry2 *e, *entry;
1750
313a3dc7 1751 entry = NULL;
ad312c7c
ZX		 1752 for (i = 0; i < vcpu->arch.cpuid_nent; ++i) {
1753 e = &vcpu->arch.cpuid_entries[i];
313a3dc7
CO		 1754 if (e->function == 0x80000001) {
1755 entry = e;
1756 break;
1757 }
1758 }
07716717 1759 if (entry && (entry->edx & (1 << 20)) && !is_efer_nx()) {
313a3dc7
CO		 1760 entry->edx &= ~(1 << 20);
1761 printk(KERN_INFO "kvm: guest NX capability removed\n");
1762 }
1763}
1764
07716717 1765/* when an old userspace process fills a new kernel module */
313a3dc7
CO		 1766static int kvm_vcpu_ioctl_set_cpuid(struct kvm_vcpu *vcpu,
1767 struct kvm_cpuid *cpuid,
1768 struct kvm_cpuid_entry __user *entries)
07716717
DK		 1769{
1770 int r, i;
1771 struct kvm_cpuid_entry *cpuid_entries;
1772
1773 r = -E2BIG;
1774 if (cpuid->nent > KVM_MAX_CPUID_ENTRIES)
1775 goto out;
1776 r = -ENOMEM;
1777 cpuid_entries = vmalloc(sizeof(struct kvm_cpuid_entry) * cpuid->nent);
1778 if (!cpuid_entries)
1779 goto out;
1780 r = -EFAULT;
1781 if (copy_from_user(cpuid_entries, entries,
1782 cpuid->nent * sizeof(struct kvm_cpuid_entry)))
1783 goto out_free;
fe19c5a4 1784 vcpu_load(vcpu);
07716717 1785 for (i = 0; i < cpuid->nent; i++) {
ad312c7c
ZX		 1786 vcpu->arch.cpuid_entries[i].function = cpuid_entries[i].function;
1787 vcpu->arch.cpuid_entries[i].eax = cpuid_entries[i].eax;
1788 vcpu->arch.cpuid_entries[i].ebx = cpuid_entries[i].ebx;
1789 vcpu->arch.cpuid_entries[i].ecx = cpuid_entries[i].ecx;
1790 vcpu->arch.cpuid_entries[i].edx = cpuid_entries[i].edx;
1791 vcpu->arch.cpuid_entries[i].index = 0;
1792 vcpu->arch.cpuid_entries[i].flags = 0;
1793 vcpu->arch.cpuid_entries[i].padding[0] = 0;
1794 vcpu->arch.cpuid_entries[i].padding[1] = 0;
1795 vcpu->arch.cpuid_entries[i].padding[2] = 0;
1796 }
1797 vcpu->arch.cpuid_nent = cpuid->nent;
07716717
DK		 1798 cpuid_fix_nx_cap(vcpu);
1799 r = 0;
fc61b800 1800 kvm_apic_set_version(vcpu);
0e851880 1801 kvm_x86_ops->cpuid_update(vcpu);
fe19c5a4 1802 vcpu_put(vcpu);
07716717
DK		 1803
1804out_free:
1805 vfree(cpuid_entries);
1806out:
1807 return r;
1808}
1809
1810static int kvm_vcpu_ioctl_set_cpuid2(struct kvm_vcpu *vcpu,
19355475
AS		 1811 struct kvm_cpuid2 *cpuid,
1812 struct kvm_cpuid_entry2 __user *entries)
313a3dc7
CO		 1813{
1814 int r;
1815
1816 r = -E2BIG;
1817 if (cpuid->nent > KVM_MAX_CPUID_ENTRIES)
1818 goto out;
1819 r = -EFAULT;
ad312c7c 1820 if (copy_from_user(&vcpu->arch.cpuid_entries, entries,
07716717 1821 cpuid->nent * sizeof(struct kvm_cpuid_entry2)))
313a3dc7 1822 goto out;
fe19c5a4 1823 vcpu_load(vcpu);
ad312c7c 1824 vcpu->arch.cpuid_nent = cpuid->nent;
fc61b800 1825 kvm_apic_set_version(vcpu);
0e851880 1826 kvm_x86_ops->cpuid_update(vcpu);
fe19c5a4 1827 vcpu_put(vcpu);
313a3dc7
CO		 1828 return 0;
1829
1830out:
1831 return r;
1832}
1833
07716717 1834static int kvm_vcpu_ioctl_get_cpuid2(struct kvm_vcpu *vcpu,
19355475
AS		 1835 struct kvm_cpuid2 *cpuid,
1836 struct kvm_cpuid_entry2 __user *entries)
07716717
DK		 1837{
1838 int r;
1839
8fbf065d 1840 vcpu_load(vcpu);
07716717 1841 r = -E2BIG;
ad312c7c 1842 if (cpuid->nent < vcpu->arch.cpuid_nent)
07716717
DK		 1843 goto out;
1844 r = -EFAULT;
ad312c7c 1845 if (copy_to_user(entries, &vcpu->arch.cpuid_entries,
19355475 1846 vcpu->arch.cpuid_nent * sizeof(struct kvm_cpuid_entry2)))
07716717
DK		 1847 goto out;
1848 return 0;
1849
1850out:
ad312c7c 1851 cpuid->nent = vcpu->arch.cpuid_nent;
8fbf065d 1852 vcpu_put(vcpu);
07716717
DK		 1853 return r;
1854}
1855
07716717 1856static void do_cpuid_1_ent(struct kvm_cpuid_entry2 *entry, u32 function,
19355475 1857 u32 index)
07716717
DK		 1858{
1859 entry->function = function;
1860 entry->index = index;
1861 cpuid_count(entry->function, entry->index,
19355475 1862 &entry->eax, &entry->ebx, &entry->ecx, &entry->edx);
07716717
DK		 1863 entry->flags = 0;
1864}
1865
7faa4ee1
AK		 1866#define F(x) bit(X86_FEATURE_##x)
1867
07716717
DK		 1868static void do_cpuid_ent(struct kvm_cpuid_entry2 *entry, u32 function,
1869 u32 index, int *nent, int maxnent)
1870{
7faa4ee1 1871 unsigned f_nx = is_efer_nx() ? F(NX) : 0;
07716717 1872#ifdef CONFIG_X86_64
17cc3935
SY		 1873 unsigned f_gbpages = (kvm_x86_ops->get_lpage_level() == PT_PDPE_LEVEL)
1874 ? F(GBPAGES) : 0;
7faa4ee1
AK		 1875 unsigned f_lm = F(LM);
1876#else
17cc3935 1877 unsigned f_gbpages = 0;
7faa4ee1 1878 unsigned f_lm = 0;
07716717 1879#endif
4e47c7a6 1880 unsigned f_rdtscp = kvm_x86_ops->rdtscp_supported() ? F(RDTSCP) : 0;
7faa4ee1
AK		 1881
1882 /* cpuid 1.edx */
1883 const u32 kvm_supported_word0_x86_features =
1884 F(FPU) | F(VME) | F(DE) | F(PSE) |
1885 F(TSC) | F(MSR) | F(PAE) | F(MCE) |
1886 F(CX8) | F(APIC) | 0 /* Reserved */ | F(SEP) |
1887 F(MTRR) | F(PGE) | F(MCA) | F(CMOV) |
1888 F(PAT) | F(PSE36) | 0 /* PSN */ | F(CLFLSH) |
1889 0 /* Reserved, DS, ACPI */ | F(MMX) |
1890 F(FXSR) | F(XMM) | F(XMM2) | F(SELFSNOOP) |
1891 0 /* HTT, TM, Reserved, PBE */;
1892 /* cpuid 0x80000001.edx */
1893 const u32 kvm_supported_word1_x86_features =
1894 F(FPU) | F(VME) | F(DE) | F(PSE) |
1895 F(TSC) | F(MSR) | F(PAE) | F(MCE) |
1896 F(CX8) | F(APIC) | 0 /* Reserved */ | F(SYSCALL) |
1897 F(MTRR) | F(PGE) | F(MCA) | F(CMOV) |
1898 F(PAT) | F(PSE36) | 0 /* Reserved */ |
1899 f_nx | 0 /* Reserved */ | F(MMXEXT) | F(MMX) |
4e47c7a6 1900 F(FXSR) | F(FXSR_OPT) | f_gbpages | f_rdtscp |
7faa4ee1
AK		 1901 0 /* Reserved */ | f_lm | F(3DNOWEXT) | F(3DNOW);
1902 /* cpuid 1.ecx */
1903 const u32 kvm_supported_word4_x86_features =
d149c731
AK		 1904 F(XMM3) | 0 /* Reserved, DTES64, MONITOR */ |
1905 0 /* DS-CPL, VMX, SMX, EST */ |
1906 0 /* TM2 */ | F(SSSE3) | 0 /* CNXT-ID */ | 0 /* Reserved */ |
1907 0 /* Reserved */ | F(CX16) | 0 /* xTPR Update, PDCM */ |
1908 0 /* Reserved, DCA */ | F(XMM4_1) |
0105d1a5 1909 F(XMM4_2) | F(X2APIC) | F(MOVBE) | F(POPCNT) |
d149c731 1910 0 /* Reserved, XSAVE, OSXSAVE */;
7faa4ee1 1911 /* cpuid 0x80000001.ecx */
07716717 1912 const u32 kvm_supported_word6_x86_features =
7faa4ee1
AK		 1913 F(LAHF_LM) | F(CMP_LEGACY) | F(SVM) | 0 /* ExtApicSpace */ |
1914 F(CR8_LEGACY) | F(ABM) | F(SSE4A) | F(MISALIGNSSE) |
1915 F(3DNOWPREFETCH) | 0 /* OSVW */ | 0 /* IBS */ | F(SSE5) |
1916 0 /* SKINIT */ | 0 /* WDT */;
07716717 1917
19355475 1918 /* all calls to cpuid_count() should be made on the same cpu */
07716717
DK		 1919 get_cpu();
1920 do_cpuid_1_ent(entry, function, index);
1921 ++*nent;
1922
1923 switch (function) {
1924 case 0:
1925 entry->eax = min(entry->eax, (u32)0xb);
1926 break;
1927 case 1:
1928 entry->edx &= kvm_supported_word0_x86_features;
7faa4ee1 1929 entry->ecx &= kvm_supported_word4_x86_features;
0d1de2d9
GN		 1930 /* we support x2apic emulation even if host does not support
1931 * it since we emulate x2apic in software */
1932 entry->ecx |= F(X2APIC);
07716717
DK		 1933 break;
1934 /* function 2 entries are STATEFUL. That is, repeated cpuid commands
1935 * may return different values. This forces us to get_cpu() before
1936 * issuing the first command, and also to emulate this annoying behavior
1937 * in kvm_emulate_cpuid() using KVM_CPUID_FLAG_STATE_READ_NEXT */
1938 case 2: {
1939 int t, times = entry->eax & 0xff;
1940
1941 entry->flags |= KVM_CPUID_FLAG_STATEFUL_FUNC;
0fdf8e59 1942 entry->flags |= KVM_CPUID_FLAG_STATE_READ_NEXT;
07716717
DK		 1943 for (t = 1; t < times && *nent < maxnent; ++t) {
1944 do_cpuid_1_ent(&entry[t], function, 0);
1945 entry[t].flags |= KVM_CPUID_FLAG_STATEFUL_FUNC;
1946 ++*nent;
1947 }
1948 break;
1949 }
1950 /* function 4 and 0xb have additional index. */
1951 case 4: {
14af3f3c 1952 int i, cache_type;
07716717
DK		 1953
1954 entry->flags |= KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1955 /* read more entries until cache_type is zero */
14af3f3c
HH		 1956 for (i = 1; *nent < maxnent; ++i) {
1957 cache_type = entry[i - 1].eax & 0x1f;
07716717
DK		 1958 if (!cache_type)
1959 break;
14af3f3c
HH		 1960 do_cpuid_1_ent(&entry[i], function, i);
1961 entry[i].flags |=
07716717
DK		 1962 KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1963 ++*nent;
1964 }
1965 break;
1966 }
1967 case 0xb: {
14af3f3c 1968 int i, level_type;
07716717
DK		 1969
1970 entry->flags |= KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1971 /* read more entries until level_type is zero */
14af3f3c 1972 for (i = 1; *nent < maxnent; ++i) {
0853d2c1 1973 level_type = entry[i - 1].ecx & 0xff00;
07716717
DK		 1974 if (!level_type)
1975 break;
14af3f3c
HH		 1976 do_cpuid_1_ent(&entry[i], function, i);
1977 entry[i].flags |=
07716717
DK		 1978 KVM_CPUID_FLAG_SIGNIFCANT_INDEX;
1979 ++*nent;
1980 }
1981 break;
1982 }
84478c82
GC		 1983 case KVM_CPUID_SIGNATURE: {
1984 char signature[12] = "KVMKVMKVM\0\0";
1985 u32 *sigptr = (u32 *)signature;
1986 entry->eax = 0;
1987 entry->ebx = sigptr[0];
1988 entry->ecx = sigptr[1];
1989 entry->edx = sigptr[2];
1990 break;
1991 }
1992 case KVM_CPUID_FEATURES:
1993 entry->eax = (1 << KVM_FEATURE_CLOCKSOURCE) |
1994 (1 << KVM_FEATURE_NOP_IO_DELAY) |
371bcf64
GC		 1995 (1 << KVM_FEATURE_CLOCKSOURCE2) |
1996 (1 << KVM_FEATURE_CLOCKSOURCE_STABLE_BIT);
84478c82
GC		 1997 entry->ebx = 0;
1998 entry->ecx = 0;
1999 entry->edx = 0;
2000 break;
07716717
DK		 2001 case 0x80000000:
2002 entry->eax = min(entry->eax, 0x8000001a);
2003 break;
2004 case 0x80000001:
2005 entry->edx &= kvm_supported_word1_x86_features;
2006 entry->ecx &= kvm_supported_word6_x86_features;
2007 break;
2008 }
d4330ef2
JR		 2009
2010 kvm_x86_ops->set_supported_cpuid(function, entry);
2011
07716717
DK		 2012 put_cpu();
2013}
2014
7faa4ee1
AK		 2015#undef F
2016
674eea0f 2017static int kvm_dev_ioctl_get_supported_cpuid(struct kvm_cpuid2 *cpuid,
19355475 2018 struct kvm_cpuid_entry2 __user *entries)
07716717
DK		 2019{
2020 struct kvm_cpuid_entry2 *cpuid_entries;
2021 int limit, nent = 0, r = -E2BIG;
2022 u32 func;
2023
2024 if (cpuid->nent < 1)
2025 goto out;
6a544355
AK		 2026 if (cpuid->nent > KVM_MAX_CPUID_ENTRIES)
2027 cpuid->nent = KVM_MAX_CPUID_ENTRIES;
07716717
DK		 2028 r = -ENOMEM;
2029 cpuid_entries = vmalloc(sizeof(struct kvm_cpuid_entry2) * cpuid->nent);
2030 if (!cpuid_entries)
2031 goto out;
2032
2033 do_cpuid_ent(&cpuid_entries[0], 0, 0, &nent, cpuid->nent);
2034 limit = cpuid_entries[0].eax;
2035 for (func = 1; func <= limit && nent < cpuid->nent; ++func)
2036 do_cpuid_ent(&cpuid_entries[nent], func, 0,
19355475 2037 &nent, cpuid->nent);
07716717
DK		 2038 r = -E2BIG;
2039 if (nent >= cpuid->nent)
2040 goto out_free;
2041
2042 do_cpuid_ent(&cpuid_entries[nent], 0x80000000, 0, &nent, cpuid->nent);
2043 limit = cpuid_entries[nent - 1].eax;
2044 for (func = 0x80000001; func <= limit && nent < cpuid->nent; ++func)
2045 do_cpuid_ent(&cpuid_entries[nent], func, 0,
19355475 2046 &nent, cpuid->nent);
84478c82
GC		 2047
2048
2049
2050 r = -E2BIG;
2051 if (nent >= cpuid->nent)
2052 goto out_free;
2053
2054 do_cpuid_ent(&cpuid_entries[nent], KVM_CPUID_SIGNATURE, 0, &nent,
2055 cpuid->nent);
2056
2057 r = -E2BIG;
2058 if (nent >= cpuid->nent)
2059 goto out_free;
2060
2061 do_cpuid_ent(&cpuid_entries[nent], KVM_CPUID_FEATURES, 0, &nent,
2062 cpuid->nent);
2063
cb007648
MM		 2064 r = -E2BIG;
2065 if (nent >= cpuid->nent)
2066 goto out_free;
2067
07716717
DK		 2068 r = -EFAULT;
2069 if (copy_to_user(entries, cpuid_entries,
19355475 2070 nent * sizeof(struct kvm_cpuid_entry2)))
07716717
DK		 2071 goto out_free;
2072 cpuid->nent = nent;
2073 r = 0;
2074
2075out_free:
2076 vfree(cpuid_entries);
2077out:
2078 return r;
2079}
2080
313a3dc7
CO		 2081static int kvm_vcpu_ioctl_get_lapic(struct kvm_vcpu *vcpu,
2082 struct kvm_lapic_state *s)
2083{
2084 vcpu_load(vcpu);
ad312c7c 2085 memcpy(s->regs, vcpu->arch.apic->regs, sizeof *s);
313a3dc7
CO		 2086 vcpu_put(vcpu);
2087
2088 return 0;
2089}
2090
2091static int kvm_vcpu_ioctl_set_lapic(struct kvm_vcpu *vcpu,
2092 struct kvm_lapic_state *s)
2093{
2094 vcpu_load(vcpu);
ad312c7c 2095 memcpy(vcpu->arch.apic->regs, s->regs, sizeof *s);
313a3dc7 2096 kvm_apic_post_state_restore(vcpu);
cb142eb7 2097 update_cr8_intercept(vcpu);
313a3dc7
CO		 2098 vcpu_put(vcpu);
2099
2100 return 0;
2101}
2102
f77bc6a4
ZX		 2103static int kvm_vcpu_ioctl_interrupt(struct kvm_vcpu *vcpu,
2104 struct kvm_interrupt *irq)
2105{
2106 if (irq->irq < 0 || irq->irq >= 256)
2107 return -EINVAL;
2108 if (irqchip_in_kernel(vcpu->kvm))
2109 return -ENXIO;
2110 vcpu_load(vcpu);
2111
66fd3f7f 2112 kvm_queue_interrupt(vcpu, irq->irq, false);
f77bc6a4
ZX		 2113
2114 vcpu_put(vcpu);
2115
2116 return 0;
2117}
2118
c4abb7c9
JK		 2119static int kvm_vcpu_ioctl_nmi(struct kvm_vcpu *vcpu)
2120{
2121 vcpu_load(vcpu);
2122 kvm_inject_nmi(vcpu);
2123 vcpu_put(vcpu);
2124
2125 return 0;
2126}
2127
b209749f
AK		 2128static int vcpu_ioctl_tpr_access_reporting(struct kvm_vcpu *vcpu,
2129 struct kvm_tpr_access_ctl *tac)
2130{
2131 if (tac->flags)
2132 return -EINVAL;
2133 vcpu->arch.tpr_access_reporting = !!tac->enabled;
2134 return 0;
2135}
2136
890ca9ae
HY		 2137static int kvm_vcpu_ioctl_x86_setup_mce(struct kvm_vcpu *vcpu,
2138 u64 mcg_cap)
2139{
2140 int r;
2141 unsigned bank_num = mcg_cap & 0xff, bank;
2142
8fbf065d 2143 vcpu_load(vcpu);
890ca9ae 2144 r = -EINVAL;
a9e38c3e 2145 if (!bank_num || bank_num >= KVM_MAX_MCE_BANKS)
890ca9ae
HY		 2146 goto out;
2147 if (mcg_cap & ~(KVM_MCE_CAP_SUPPORTED | 0xff | 0xff0000))
2148 goto out;
2149 r = 0;
2150 vcpu->arch.mcg_cap = mcg_cap;
2151 /* Init IA32_MCG_CTL to all 1s */
2152 if (mcg_cap & MCG_CTL_P)
2153 vcpu->arch.mcg_ctl = ~(u64)0;
2154 /* Init IA32_MCi_CTL to all 1s */
2155 for (bank = 0; bank < bank_num; bank++)
2156 vcpu->arch.mce_banks[bank*4] = ~(u64)0;
2157out:
8fbf065d 2158 vcpu_put(vcpu);
890ca9ae
HY		 2159 return r;
2160}
2161
2162static int kvm_vcpu_ioctl_x86_set_mce(struct kvm_vcpu *vcpu,
2163 struct kvm_x86_mce *mce)
2164{
2165 u64 mcg_cap = vcpu->arch.mcg_cap;
2166 unsigned bank_num = mcg_cap & 0xff;
2167 u64 *banks = vcpu->arch.mce_banks;
2168
2169 if (mce->bank >= bank_num || !(mce->status & MCI_STATUS_VAL))
2170 return -EINVAL;
2171 /*
2172 * if IA32_MCG_CTL is not all 1s, the uncorrected error
2173 * reporting is disabled
2174 */
2175 if ((mce->status & MCI_STATUS_UC) && (mcg_cap & MCG_CTL_P) &&
2176 vcpu->arch.mcg_ctl != ~(u64)0)
2177 return 0;
2178 banks += 4 * mce->bank;
2179 /*
2180 * if IA32_MCi_CTL is not all 1s, the uncorrected error
2181 * reporting is disabled for the bank
2182 */
2183 if ((mce->status & MCI_STATUS_UC) && banks[0] != ~(u64)0)
2184 return 0;
2185 if (mce->status & MCI_STATUS_UC) {
2186 if ((vcpu->arch.mcg_status & MCG_STATUS_MCIP) ||
fc78f519 2187 !kvm_read_cr4_bits(vcpu, X86_CR4_MCE)) {
890ca9ae
HY		 2188 printk(KERN_DEBUG "kvm: set_mce: "
2189 "injects mce exception while "
2190 "previous one is in progress!\n");
2191 set_bit(KVM_REQ_TRIPLE_FAULT, &vcpu->requests);
2192 return 0;
2193 }
2194 if (banks[1] & MCI_STATUS_VAL)
2195 mce->status |= MCI_STATUS_OVER;
2196 banks[2] = mce->addr;
2197 banks[3] = mce->misc;
2198 vcpu->arch.mcg_status = mce->mcg_status;
2199 banks[1] = mce->status;
2200 kvm_queue_exception(vcpu, MC_VECTOR);
2201 } else if (!(banks[1] & MCI_STATUS_VAL)
2202 || !(banks[1] & MCI_STATUS_UC)) {
2203 if (banks[1] & MCI_STATUS_VAL)
2204 mce->status |= MCI_STATUS_OVER;
2205 banks[2] = mce->addr;
2206 banks[3] = mce->misc;
2207 banks[1] = mce->status;
2208 } else
2209 banks[1] |= MCI_STATUS_OVER;
2210 return 0;
2211}
2212
3cfc3092
JK		 2213static void kvm_vcpu_ioctl_x86_get_vcpu_events(struct kvm_vcpu *vcpu,
2214 struct kvm_vcpu_events *events)
2215{
2216 vcpu_load(vcpu);
2217
03b82a30
JK		 2218 events->exception.injected =
2219 vcpu->arch.exception.pending &&
2220 !kvm_exception_is_soft(vcpu->arch.exception.nr);
3cfc3092
JK		 2221 events->exception.nr = vcpu->arch.exception.nr;
2222 events->exception.has_error_code = vcpu->arch.exception.has_error_code;
2223 events->exception.error_code = vcpu->arch.exception.error_code;
2224
03b82a30
JK		 2225 events->interrupt.injected =
2226 vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft;
3cfc3092 2227 events->interrupt.nr = vcpu->arch.interrupt.nr;
03b82a30 2228 events->interrupt.soft = 0;
48005f64
JK		 2229 events->interrupt.shadow =
2230 kvm_x86_ops->get_interrupt_shadow(vcpu,
2231 KVM_X86_SHADOW_INT_MOV_SS | KVM_X86_SHADOW_INT_STI);
3cfc3092
JK		 2232
2233 events->nmi.injected = vcpu->arch.nmi_injected;
2234 events->nmi.pending = vcpu->arch.nmi_pending;
2235 events->nmi.masked = kvm_x86_ops->get_nmi_mask(vcpu);
2236
2237 events->sipi_vector = vcpu->arch.sipi_vector;
2238
dab4b911 2239 events->flags = (KVM_VCPUEVENT_VALID_NMI_PENDING
48005f64
JK		 2240 | KVM_VCPUEVENT_VALID_SIPI_VECTOR
2241 | KVM_VCPUEVENT_VALID_SHADOW);
3cfc3092
JK		 2242
2243 vcpu_put(vcpu);
2244}
2245
2246static int kvm_vcpu_ioctl_x86_set_vcpu_events(struct kvm_vcpu *vcpu,
2247 struct kvm_vcpu_events *events)
2248{
dab4b911 2249 if (events->flags & ~(KVM_VCPUEVENT_VALID_NMI_PENDING
48005f64
JK		 2250 | KVM_VCPUEVENT_VALID_SIPI_VECTOR
2251 | KVM_VCPUEVENT_VALID_SHADOW))
3cfc3092
JK		 2252 return -EINVAL;
2253
2254 vcpu_load(vcpu);
2255
2256 vcpu->arch.exception.pending = events->exception.injected;
2257 vcpu->arch.exception.nr = events->exception.nr;
2258 vcpu->arch.exception.has_error_code = events->exception.has_error_code;
2259 vcpu->arch.exception.error_code = events->exception.error_code;
2260
2261 vcpu->arch.interrupt.pending = events->interrupt.injected;
2262 vcpu->arch.interrupt.nr = events->interrupt.nr;
2263 vcpu->arch.interrupt.soft = events->interrupt.soft;
2264 if (vcpu->arch.interrupt.pending && irqchip_in_kernel(vcpu->kvm))
2265 kvm_pic_clear_isr_ack(vcpu->kvm);
48005f64
JK		 2266 if (events->flags & KVM_VCPUEVENT_VALID_SHADOW)
2267 kvm_x86_ops->set_interrupt_shadow(vcpu,
2268 events->interrupt.shadow);
3cfc3092
JK		 2269
2270 vcpu->arch.nmi_injected = events->nmi.injected;
dab4b911
JK		 2271 if (events->flags & KVM_VCPUEVENT_VALID_NMI_PENDING)
2272 vcpu->arch.nmi_pending = events->nmi.pending;
3cfc3092
JK		 2273 kvm_x86_ops->set_nmi_mask(vcpu, events->nmi.masked);
2274
dab4b911
JK		 2275 if (events->flags & KVM_VCPUEVENT_VALID_SIPI_VECTOR)
2276 vcpu->arch.sipi_vector = events->sipi_vector;
3cfc3092
JK		 2277
2278 vcpu_put(vcpu);
2279
2280 return 0;
2281}
2282
a1efbe77
JK		 2283static void kvm_vcpu_ioctl_x86_get_debugregs(struct kvm_vcpu *vcpu,
2284 struct kvm_debugregs *dbgregs)
2285{
2286 vcpu_load(vcpu);
2287
2288 memcpy(dbgregs->db, vcpu->arch.db, sizeof(vcpu->arch.db));
2289 dbgregs->dr6 = vcpu->arch.dr6;
2290 dbgregs->dr7 = vcpu->arch.dr7;
2291 dbgregs->flags = 0;
2292
2293 vcpu_put(vcpu);
2294}
2295
2296static int kvm_vcpu_ioctl_x86_set_debugregs(struct kvm_vcpu *vcpu,
2297 struct kvm_debugregs *dbgregs)
2298{
2299 if (dbgregs->flags)
2300 return -EINVAL;
2301
2302 vcpu_load(vcpu);
2303
2304 memcpy(vcpu->arch.db, dbgregs->db, sizeof(vcpu->arch.db));
2305 vcpu->arch.dr6 = dbgregs->dr6;
2306 vcpu->arch.dr7 = dbgregs->dr7;
2307
2308 vcpu_put(vcpu);
2309
2310 return 0;
2311}
2312
313a3dc7
CO		 2313long kvm_arch_vcpu_ioctl(struct file *filp,
2314 unsigned int ioctl, unsigned long arg)
2315{
2316 struct kvm_vcpu *vcpu = filp->private_data;
2317 void __user *argp = (void __user *)arg;
2318 int r;
b772ff36 2319 struct kvm_lapic_state *lapic = NULL;
313a3dc7
CO		 2320
2321 switch (ioctl) {
2322 case KVM_GET_LAPIC: {
2204ae3c
MT		 2323 r = -EINVAL;
2324 if (!vcpu->arch.apic)
2325 goto out;
b772ff36 2326 lapic = kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL);
313a3dc7 2327
b772ff36
DH		 2328 r = -ENOMEM;
2329 if (!lapic)
2330 goto out;
2331 r = kvm_vcpu_ioctl_get_lapic(vcpu, lapic);
313a3dc7
CO		 2332 if (r)
2333 goto out;
2334 r = -EFAULT;
b772ff36 2335 if (copy_to_user(argp, lapic, sizeof(struct kvm_lapic_state)))
313a3dc7
CO		 2336 goto out;
2337 r = 0;
2338 break;
2339 }
2340 case KVM_SET_LAPIC: {
2204ae3c
MT		 2341 r = -EINVAL;
2342 if (!vcpu->arch.apic)
2343 goto out;
b772ff36
DH		 2344 lapic = kmalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL);
2345 r = -ENOMEM;
2346 if (!lapic)
2347 goto out;
313a3dc7 2348 r = -EFAULT;
b772ff36 2349 if (copy_from_user(lapic, argp, sizeof(struct kvm_lapic_state)))
313a3dc7 2350 goto out;
b772ff36 2351 r = kvm_vcpu_ioctl_set_lapic(vcpu, lapic);
313a3dc7
CO		 2352 if (r)
2353 goto out;
2354 r = 0;
2355 break;
2356 }
f77bc6a4
ZX		 2357 case KVM_INTERRUPT: {
2358 struct kvm_interrupt irq;
2359
2360 r = -EFAULT;
2361 if (copy_from_user(&irq, argp, sizeof irq))
2362 goto out;
2363 r = kvm_vcpu_ioctl_interrupt(vcpu, &irq);
2364 if (r)
2365 goto out;
2366 r = 0;
2367 break;
2368 }
c4abb7c9
JK		 2369 case KVM_NMI: {
2370 r = kvm_vcpu_ioctl_nmi(vcpu);
2371 if (r)
2372 goto out;
2373 r = 0;
2374 break;
2375 }
313a3dc7
CO		 2376 case KVM_SET_CPUID: {
2377 struct kvm_cpuid __user *cpuid_arg = argp;
2378 struct kvm_cpuid cpuid;
2379
2380 r = -EFAULT;
2381 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2382 goto out;
2383 r = kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries);
2384 if (r)
2385 goto out;
2386 break;
2387 }
07716717
DK		 2388 case KVM_SET_CPUID2: {
2389 struct kvm_cpuid2 __user *cpuid_arg = argp;
2390 struct kvm_cpuid2 cpuid;
2391
2392 r = -EFAULT;
2393 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2394 goto out;
2395 r = kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid,
19355475 2396 cpuid_arg->entries);
07716717
DK		 2397 if (r)
2398 goto out;
2399 break;
2400 }
2401 case KVM_GET_CPUID2: {
2402 struct kvm_cpuid2 __user *cpuid_arg = argp;
2403 struct kvm_cpuid2 cpuid;
2404
2405 r = -EFAULT;
2406 if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))
2407 goto out;
2408 r = kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid,
19355475 2409 cpuid_arg->entries);
07716717
DK		 2410 if (r)
2411 goto out;
2412 r = -EFAULT;
2413 if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))
2414 goto out;
2415 r = 0;
2416 break;
2417 }
313a3dc7
CO		 2418 case KVM_GET_MSRS:
2419 r = msr_io(vcpu, argp, kvm_get_msr, 1);
2420 break;
2421 case KVM_SET_MSRS:
2422 r = msr_io(vcpu, argp, do_set_msr, 0);
2423 break;
b209749f
AK		 2424 case KVM_TPR_ACCESS_REPORTING: {
2425 struct kvm_tpr_access_ctl tac;
2426
2427 r = -EFAULT;
2428 if (copy_from_user(&tac, argp, sizeof tac))
2429 goto out;
2430 r = vcpu_ioctl_tpr_access_reporting(vcpu, &tac);
2431 if (r)
2432 goto out;
2433 r = -EFAULT;
2434 if (copy_to_user(argp, &tac, sizeof tac))
2435 goto out;
2436 r = 0;
2437 break;
2438 };
b93463aa
AK		 2439 case KVM_SET_VAPIC_ADDR: {
2440 struct kvm_vapic_addr va;
2441
2442 r = -EINVAL;
2443 if (!irqchip_in_kernel(vcpu->kvm))
2444 goto out;
2445 r = -EFAULT;
2446 if (copy_from_user(&va, argp, sizeof va))
2447 goto out;
2448 r = 0;
2449 kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr);
2450 break;
2451 }
890ca9ae
HY		 2452 case KVM_X86_SETUP_MCE: {
2453 u64 mcg_cap;
2454
2455 r = -EFAULT;
2456 if (copy_from_user(&mcg_cap, argp, sizeof mcg_cap))
2457 goto out;
2458 r = kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap);
2459 break;
2460 }
2461 case KVM_X86_SET_MCE: {
2462 struct kvm_x86_mce mce;
2463
2464 r = -EFAULT;
2465 if (copy_from_user(&mce, argp, sizeof mce))
2466 goto out;
8fbf065d 2467 vcpu_load(vcpu);
890ca9ae 2468 r = kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce);
8fbf065d 2469 vcpu_put(vcpu);
890ca9ae
HY		 2470 break;
2471 }
3cfc3092
JK		 2472 case KVM_GET_VCPU_EVENTS: {
2473 struct kvm_vcpu_events events;
2474
2475 kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events);
2476
2477 r = -EFAULT;
2478 if (copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events)))
2479 break;
2480 r = 0;
2481 break;
2482 }
2483 case KVM_SET_VCPU_EVENTS: {
2484 struct kvm_vcpu_events events;
2485
2486 r = -EFAULT;
2487 if (copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events)))
2488 break;
2489
2490 r = kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events);
2491 break;
2492 }
a1efbe77
JK		 2493 case KVM_GET_DEBUGREGS: {
2494 struct kvm_debugregs dbgregs;
2495
2496 kvm_vcpu_ioctl_x86_get_debugregs(vcpu, &dbgregs);
2497
2498 r = -EFAULT;
2499 if (copy_to_user(argp, &dbgregs,
2500 sizeof(struct kvm_debugregs)))
2501 break;
2502 r = 0;
2503 break;
2504 }
2505 case KVM_SET_DEBUGREGS: {
2506 struct kvm_debugregs dbgregs;
2507
2508 r = -EFAULT;
2509 if (copy_from_user(&dbgregs, argp,
2510 sizeof(struct kvm_debugregs)))
2511 break;
2512
2513 r = kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs);
2514 break;
2515 }
313a3dc7
CO		 2516 default:
2517 r = -EINVAL;
2518 }
2519out:
7a6ce84c 2520 kfree(lapic);
313a3dc7
CO		 2521 return r;
2522}
2523
1fe779f8
CO		 2524static int kvm_vm_ioctl_set_tss_addr(struct kvm *kvm, unsigned long addr)
2525{
2526 int ret;
2527
2528 if (addr > (unsigned int)(-3 * PAGE_SIZE))
2529 return -1;
2530 ret = kvm_x86_ops->set_tss_addr(kvm, addr);
2531 return ret;
2532}
2533
b927a3ce
SY		 2534static int kvm_vm_ioctl_set_identity_map_addr(struct kvm *kvm,
2535 u64 ident_addr)
2536{
2537 kvm->arch.ept_identity_map_addr = ident_addr;
2538 return 0;
2539}
2540
1fe779f8
CO		 2541static int kvm_vm_ioctl_set_nr_mmu_pages(struct kvm *kvm,
2542 u32 kvm_nr_mmu_pages)
2543{
2544 if (kvm_nr_mmu_pages < KVM_MIN_ALLOC_MMU_PAGES)
2545 return -EINVAL;
2546
79fac95e 2547 mutex_lock(&kvm->slots_lock);
7c8a83b7 2548 spin_lock(&kvm->mmu_lock);
1fe779f8
CO		 2549
2550 kvm_mmu_change_mmu_pages(kvm, kvm_nr_mmu_pages);
f05e70ac 2551 kvm->arch.n_requested_mmu_pages = kvm_nr_mmu_pages;
1fe779f8 2552
7c8a83b7 2553 spin_unlock(&kvm->mmu_lock);
79fac95e 2554 mutex_unlock(&kvm->slots_lock);
1fe779f8
CO		 2555 return 0;
2556}
2557
2558static int kvm_vm_ioctl_get_nr_mmu_pages(struct kvm *kvm)
2559{
f05e70ac 2560 return kvm->arch.n_alloc_mmu_pages;
1fe779f8
CO		 2561}
2562
a983fb23
MT		 2563gfn_t unalias_gfn_instantiation(struct kvm *kvm, gfn_t gfn)
2564{
2565 int i;
2566 struct kvm_mem_alias *alias;
2567 struct kvm_mem_aliases *aliases;
2568
90d83dc3 2569 aliases = kvm_aliases(kvm);
a983fb23
MT		 2570
2571 for (i = 0; i < aliases->naliases; ++i) {
2572 alias = &aliases->aliases[i];
2573 if (alias->flags & KVM_ALIAS_INVALID)
2574 continue;
2575 if (gfn >= alias->base_gfn
2576 && gfn < alias->base_gfn + alias->npages)
2577 return alias->target_gfn + gfn - alias->base_gfn;
2578 }
2579 return gfn;
2580}
2581
e9f85cde
ZX		 2582gfn_t unalias_gfn(struct kvm *kvm, gfn_t gfn)
2583{
2584 int i;
2585 struct kvm_mem_alias *alias;
a983fb23
MT		 2586 struct kvm_mem_aliases *aliases;
2587
90d83dc3 2588 aliases = kvm_aliases(kvm);
e9f85cde 2589
fef9cce0
MT		 2590 for (i = 0; i < aliases->naliases; ++i) {
2591 alias = &aliases->aliases[i];
e9f85cde
ZX		 2592 if (gfn >= alias->base_gfn
2593 && gfn < alias->base_gfn + alias->npages)
2594 return alias->target_gfn + gfn - alias->base_gfn;
2595 }
2596 return gfn;
2597}
2598
1fe779f8
CO		 2599/*
2600 * Set a new alias region. Aliases map a portion of physical memory into
2601 * another portion. This is useful for memory windows, for example the PC
2602 * VGA region.
2603 */
2604static int kvm_vm_ioctl_set_memory_alias(struct kvm *kvm,
2605 struct kvm_memory_alias *alias)
2606{
2607 int r, n;
2608 struct kvm_mem_alias *p;
a983fb23 2609 struct kvm_mem_aliases *aliases, *old_aliases;
1fe779f8
CO		 2610
2611 r = -EINVAL;
2612 /* General sanity checks */
2613 if (alias->memory_size & (PAGE_SIZE - 1))
2614 goto out;
2615 if (alias->guest_phys_addr & (PAGE_SIZE - 1))
2616 goto out;
2617 if (alias->slot >= KVM_ALIAS_SLOTS)
2618 goto out;
2619 if (alias->guest_phys_addr + alias->memory_size
2620 < alias->guest_phys_addr)
2621 goto out;
2622 if (alias->target_phys_addr + alias->memory_size
2623 < alias->target_phys_addr)
2624 goto out;
2625
a983fb23
MT		 2626 r = -ENOMEM;
2627 aliases = kzalloc(sizeof(struct kvm_mem_aliases), GFP_KERNEL);
2628 if (!aliases)
2629 goto out;
2630
79fac95e 2631 mutex_lock(&kvm->slots_lock);
1fe779f8 2632
a983fb23
MT		 2633 /* invalidate any gfn reference in case of deletion/shrinking */
2634 memcpy(aliases, kvm->arch.aliases, sizeof(struct kvm_mem_aliases));
2635 aliases->aliases[alias->slot].flags |= KVM_ALIAS_INVALID;
2636 old_aliases = kvm->arch.aliases;
2637 rcu_assign_pointer(kvm->arch.aliases, aliases);
2638 synchronize_srcu_expedited(&kvm->srcu);
2639 kvm_mmu_zap_all(kvm);
2640 kfree(old_aliases);
2641
2642 r = -ENOMEM;
2643 aliases = kzalloc(sizeof(struct kvm_mem_aliases), GFP_KERNEL);
2644 if (!aliases)
2645 goto out_unlock;
2646
2647 memcpy(aliases, kvm->arch.aliases, sizeof(struct kvm_mem_aliases));
fef9cce0
MT		 2648
2649 p = &aliases->aliases[alias->slot];
1fe779f8
CO		 2650 p->base_gfn = alias->guest_phys_addr >> PAGE_SHIFT;
2651 p->npages = alias->memory_size >> PAGE_SHIFT;
2652 p->target_gfn = alias->target_phys_addr >> PAGE_SHIFT;
a983fb23 2653 p->flags &= ~(KVM_ALIAS_INVALID);
1fe779f8
CO		 2654
2655 for (n = KVM_ALIAS_SLOTS; n > 0; --n)
fef9cce0 2656 if (aliases->aliases[n - 1].npages)
1fe779f8 2657 break;
fef9cce0 2658 aliases->naliases = n;
1fe779f8 2659
a983fb23
MT		 2660 old_aliases = kvm->arch.aliases;
2661 rcu_assign_pointer(kvm->arch.aliases, aliases);
2662 synchronize_srcu_expedited(&kvm->srcu);
2663 kfree(old_aliases);
2664 r = 0;
1fe779f8 2665
a983fb23 2666out_unlock:
79fac95e 2667 mutex_unlock(&kvm->slots_lock);
1fe779f8
CO		 2668out:
2669 return r;
2670}
2671
2672static int kvm_vm_ioctl_get_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
2673{
2674 int r;
2675
2676 r = 0;
2677 switch (chip->chip_id) {
2678 case KVM_IRQCHIP_PIC_MASTER:
2679 memcpy(&chip->chip.pic,
2680 &pic_irqchip(kvm)->pics[0],
2681 sizeof(struct kvm_pic_state));
2682 break;
2683 case KVM_IRQCHIP_PIC_SLAVE:
2684 memcpy(&chip->chip.pic,
2685 &pic_irqchip(kvm)->pics[1],
2686 sizeof(struct kvm_pic_state));
2687 break;
2688 case KVM_IRQCHIP_IOAPIC:
eba0226b 2689 r = kvm_get_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 2690 break;
2691 default:
2692 r = -EINVAL;
2693 break;
2694 }
2695 return r;
2696}
2697
2698static int kvm_vm_ioctl_set_irqchip(struct kvm *kvm, struct kvm_irqchip *chip)
2699{
2700 int r;
2701
2702 r = 0;
2703 switch (chip->chip_id) {
2704 case KVM_IRQCHIP_PIC_MASTER:
fa8273e9 2705 raw_spin_lock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 2706 memcpy(&pic_irqchip(kvm)->pics[0],
2707 &chip->chip.pic,
2708 sizeof(struct kvm_pic_state));
fa8273e9 2709 raw_spin_unlock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 2710 break;
2711 case KVM_IRQCHIP_PIC_SLAVE:
fa8273e9 2712 raw_spin_lock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 2713 memcpy(&pic_irqchip(kvm)->pics[1],
2714 &chip->chip.pic,
2715 sizeof(struct kvm_pic_state));
fa8273e9 2716 raw_spin_unlock(&pic_irqchip(kvm)->lock);
1fe779f8
CO		 2717 break;
2718 case KVM_IRQCHIP_IOAPIC:
eba0226b 2719 r = kvm_set_ioapic(kvm, &chip->chip.ioapic);
1fe779f8
CO		 2720 break;
2721 default:
2722 r = -EINVAL;
2723 break;
2724 }
2725 kvm_pic_update_irq(pic_irqchip(kvm));
2726 return r;
2727}
2728
e0f63cb9
SY		 2729static int kvm_vm_ioctl_get_pit(struct kvm *kvm, struct kvm_pit_state *ps)
2730{
2731 int r = 0;
2732
894a9c55 2733 mutex_lock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9 2734 memcpy(ps, &kvm->arch.vpit->pit_state, sizeof(struct kvm_pit_state));
894a9c55 2735 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9
SY		 2736 return r;
2737}
2738
2739static int kvm_vm_ioctl_set_pit(struct kvm *kvm, struct kvm_pit_state *ps)
2740{
2741 int r = 0;
2742
894a9c55 2743 mutex_lock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9 2744 memcpy(&kvm->arch.vpit->pit_state, ps, sizeof(struct kvm_pit_state));
e9f42757
BK		 2745 kvm_pit_load_count(kvm, 0, ps->channels[0].count, 0);
2746 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2747 return r;
2748}
2749
2750static int kvm_vm_ioctl_get_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
2751{
2752 int r = 0;
2753
2754 mutex_lock(&kvm->arch.vpit->pit_state.lock);
2755 memcpy(ps->channels, &kvm->arch.vpit->pit_state.channels,
2756 sizeof(ps->channels));
2757 ps->flags = kvm->arch.vpit->pit_state.flags;
2758 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
2759 return r;
2760}
2761
2762static int kvm_vm_ioctl_set_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps)
2763{
2764 int r = 0, start = 0;
2765 u32 prev_legacy, cur_legacy;
2766 mutex_lock(&kvm->arch.vpit->pit_state.lock);
2767 prev_legacy = kvm->arch.vpit->pit_state.flags & KVM_PIT_FLAGS_HPET_LEGACY;
2768 cur_legacy = ps->flags & KVM_PIT_FLAGS_HPET_LEGACY;
2769 if (!prev_legacy && cur_legacy)
2770 start = 1;
2771 memcpy(&kvm->arch.vpit->pit_state.channels, &ps->channels,
2772 sizeof(kvm->arch.vpit->pit_state.channels));
2773 kvm->arch.vpit->pit_state.flags = ps->flags;
2774 kvm_pit_load_count(kvm, 0, kvm->arch.vpit->pit_state.channels[0].count, start);
894a9c55 2775 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
e0f63cb9
SY		 2776 return r;
2777}
2778
52d939a0
MT		 2779static int kvm_vm_ioctl_reinject(struct kvm *kvm,
2780 struct kvm_reinject_control *control)
2781{
2782 if (!kvm->arch.vpit)
2783 return -ENXIO;
894a9c55 2784 mutex_lock(&kvm->arch.vpit->pit_state.lock);
52d939a0 2785 kvm->arch.vpit->pit_state.pit_timer.reinject = control->pit_reinject;
894a9c55 2786 mutex_unlock(&kvm->arch.vpit->pit_state.lock);
52d939a0
MT		 2787 return 0;
2788}
2789
5bb064dc
ZX		 2790/*
2791 * Get (and clear) the dirty memory log for a memory slot.
2792 */
2793int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm,
2794 struct kvm_dirty_log *log)
2795{
87bf6e7d 2796 int r, i;
5bb064dc 2797 struct kvm_memory_slot *memslot;
87bf6e7d 2798 unsigned long n;
b050b015 2799 unsigned long is_dirty = 0;
5bb064dc 2800
79fac95e 2801 mutex_lock(&kvm->slots_lock);
5bb064dc 2802
b050b015
MT		 2803 r = -EINVAL;
2804 if (log->slot >= KVM_MEMORY_SLOTS)
2805 goto out;
2806
2807 memslot = &kvm->memslots->memslots[log->slot];
2808 r = -ENOENT;
2809 if (!memslot->dirty_bitmap)
2810 goto out;
2811
87bf6e7d 2812 n = kvm_dirty_bitmap_bytes(memslot);
b050b015 2813
b050b015
MT		 2814 for (i = 0; !is_dirty && i < n/sizeof(long); i++)
2815 is_dirty = memslot->dirty_bitmap[i];
5bb064dc
ZX		 2816
2817 /* If nothing is dirty, don't bother messing with page tables. */
2818 if (is_dirty) {
b050b015 2819 struct kvm_memslots *slots, *old_slots;
914ebccd 2820 unsigned long *dirty_bitmap;
b050b015 2821
7c8a83b7 2822 spin_lock(&kvm->mmu_lock);
5bb064dc 2823 kvm_mmu_slot_remove_write_access(kvm, log->slot);
7c8a83b7 2824 spin_unlock(&kvm->mmu_lock);
b050b015 2825
914ebccd
TY		 2826 r = -ENOMEM;
2827 dirty_bitmap = vmalloc(n);
2828 if (!dirty_bitmap)
2829 goto out;
2830 memset(dirty_bitmap, 0, n);
b050b015 2831
914ebccd
TY		 2832 r = -ENOMEM;
2833 slots = kzalloc(sizeof(struct kvm_memslots), GFP_KERNEL);
2834 if (!slots) {
2835 vfree(dirty_bitmap);
2836 goto out;
2837 }
b050b015
MT		 2838 memcpy(slots, kvm->memslots, sizeof(struct kvm_memslots));
2839 slots->memslots[log->slot].dirty_bitmap = dirty_bitmap;
2840
2841 old_slots = kvm->memslots;
2842 rcu_assign_pointer(kvm->memslots, slots);
2843 synchronize_srcu_expedited(&kvm->srcu);
2844 dirty_bitmap = old_slots->memslots[log->slot].dirty_bitmap;
2845 kfree(old_slots);
914ebccd
TY		 2846
2847 r = -EFAULT;
2848 if (copy_to_user(log->dirty_bitmap, dirty_bitmap, n)) {
2849 vfree(dirty_bitmap);
2850 goto out;
2851 }
2852 vfree(dirty_bitmap);
2853 } else {
2854 r = -EFAULT;
2855 if (clear_user(log->dirty_bitmap, n))
2856 goto out;
5bb064dc 2857 }
b050b015 2858
5bb064dc
ZX		 2859 r = 0;
2860out:
79fac95e 2861 mutex_unlock(&kvm->slots_lock);
5bb064dc
ZX		 2862 return r;
2863}
2864
1fe779f8
CO		 2865long kvm_arch_vm_ioctl(struct file *filp,
2866 unsigned int ioctl, unsigned long arg)
2867{
2868 struct kvm *kvm = filp->private_data;
2869 void __user *argp = (void __user *)arg;
367e1319 2870 int r = -ENOTTY;
f0d66275
DH		 2871 /*
2872 * This union makes it completely explicit to gcc-3.x
2873 * that these two variables' stack usage should be
2874 * combined, not added together.
2875 */
2876 union {
2877 struct kvm_pit_state ps;
e9f42757 2878 struct kvm_pit_state2 ps2;
f0d66275 2879 struct kvm_memory_alias alias;
c5ff41ce 2880 struct kvm_pit_config pit_config;
f0d66275 2881 } u;
1fe779f8
CO		 2882
2883 switch (ioctl) {
2884 case KVM_SET_TSS_ADDR:
2885 r = kvm_vm_ioctl_set_tss_addr(kvm, arg);
2886 if (r < 0)
2887 goto out;
2888 break;
b927a3ce
SY		 2889 case KVM_SET_IDENTITY_MAP_ADDR: {
2890 u64 ident_addr;
2891
2892 r = -EFAULT;
2893 if (copy_from_user(&ident_addr, argp, sizeof ident_addr))
2894 goto out;
2895 r = kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr);
2896 if (r < 0)
2897 goto out;
2898 break;
2899 }
1fe779f8
CO		 2900 case KVM_SET_MEMORY_REGION: {
2901 struct kvm_memory_region kvm_mem;
2902 struct kvm_userspace_memory_region kvm_userspace_mem;
2903
2904 r = -EFAULT;
2905 if (copy_from_user(&kvm_mem, argp, sizeof kvm_mem))
2906 goto out;
2907 kvm_userspace_mem.slot = kvm_mem.slot;
2908 kvm_userspace_mem.flags = kvm_mem.flags;
2909 kvm_userspace_mem.guest_phys_addr = kvm_mem.guest_phys_addr;
2910 kvm_userspace_mem.memory_size = kvm_mem.memory_size;
2911 r = kvm_vm_ioctl_set_memory_region(kvm, &kvm_userspace_mem, 0);
2912 if (r)
2913 goto out;
2914 break;
2915 }
2916 case KVM_SET_NR_MMU_PAGES:
2917 r = kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg);
2918 if (r)
2919 goto out;
2920 break;
2921 case KVM_GET_NR_MMU_PAGES:
2922 r = kvm_vm_ioctl_get_nr_mmu_pages(kvm);
2923 break;
f0d66275 2924 case KVM_SET_MEMORY_ALIAS:
1fe779f8 2925 r = -EFAULT;
f0d66275 2926 if (copy_from_user(&u.alias, argp, sizeof(struct kvm_memory_alias)))
1fe779f8 2927 goto out;
f0d66275 2928 r = kvm_vm_ioctl_set_memory_alias(kvm, &u.alias);
1fe779f8
CO		 2929 if (r)
2930 goto out;
2931 break;
3ddea128
MT		 2932 case KVM_CREATE_IRQCHIP: {
2933 struct kvm_pic *vpic;
2934
2935 mutex_lock(&kvm->lock);
2936 r = -EEXIST;
2937 if (kvm->arch.vpic)
2938 goto create_irqchip_unlock;
1fe779f8 2939 r = -ENOMEM;
3ddea128
MT		 2940 vpic = kvm_create_pic(kvm);
2941 if (vpic) {
1fe779f8
CO		 2942 r = kvm_ioapic_init(kvm);
2943 if (r) {
72bb2fcd
WY		 2944 kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,
2945 &vpic->dev);
3ddea128
MT		 2946 kfree(vpic);
2947 goto create_irqchip_unlock;
1fe779f8
CO		 2948 }
2949 } else
3ddea128
MT		 2950 goto create_irqchip_unlock;
2951 smp_wmb();
2952 kvm->arch.vpic = vpic;
2953 smp_wmb();
399ec807
AK		 2954 r = kvm_setup_default_irq_routing(kvm);
2955 if (r) {
3ddea128 2956 mutex_lock(&kvm->irq_lock);
72bb2fcd
WY		 2957 kvm_ioapic_destroy(kvm);
2958 kvm_destroy_pic(kvm);
3ddea128 2959 mutex_unlock(&kvm->irq_lock);
399ec807 2960 }
3ddea128
MT		 2961 create_irqchip_unlock:
2962 mutex_unlock(&kvm->lock);
1fe779f8 2963 break;
3ddea128 2964 }
7837699f 2965 case KVM_CREATE_PIT:
c5ff41ce
JK		 2966 u.pit_config.flags = KVM_PIT_SPEAKER_DUMMY;
2967 goto create_pit;
2968 case KVM_CREATE_PIT2:
2969 r = -EFAULT;
2970 if (copy_from_user(&u.pit_config, argp,
2971 sizeof(struct kvm_pit_config)))
2972 goto out;
2973 create_pit:
79fac95e 2974 mutex_lock(&kvm->slots_lock);
269e05e4
AK		 2975 r = -EEXIST;
2976 if (kvm->arch.vpit)
2977 goto create_pit_unlock;
7837699f 2978 r = -ENOMEM;
c5ff41ce 2979 kvm->arch.vpit = kvm_create_pit(kvm, u.pit_config.flags);
7837699f
SY		 2980 if (kvm->arch.vpit)
2981 r = 0;
269e05e4 2982 create_pit_unlock:
79fac95e 2983 mutex_unlock(&kvm->slots_lock);
7837699f 2984 break;
4925663a 2985 case KVM_IRQ_LINE_STATUS:
1fe779f8
CO		 2986 case KVM_IRQ_LINE: {
2987 struct kvm_irq_level irq_event;
2988
2989 r = -EFAULT;
2990 if (copy_from_user(&irq_event, argp, sizeof irq_event))
2991 goto out;
160d2f6c 2992 r = -ENXIO;
1fe779f8 2993 if (irqchip_in_kernel(kvm)) {
4925663a 2994 __s32 status;
4925663a
GN		 2995 status = kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID,
2996 irq_event.irq, irq_event.level);
4925663a 2997 if (ioctl == KVM_IRQ_LINE_STATUS) {
160d2f6c 2998 r = -EFAULT;
4925663a
GN		 2999 irq_event.status = status;
3000 if (copy_to_user(argp, &irq_event,
3001 sizeof irq_event))
3002 goto out;
3003 }
1fe779f8
CO		 3004 r = 0;
3005 }
3006 break;
3007 }
3008 case KVM_GET_IRQCHIP: {
3009 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
f0d66275 3010 struct kvm_irqchip *chip = kmalloc(sizeof(*chip), GFP_KERNEL);
1fe779f8 3011
f0d66275
DH		 3012 r = -ENOMEM;
3013 if (!chip)
1fe779f8 3014 goto out;
f0d66275
DH		 3015 r = -EFAULT;
3016 if (copy_from_user(chip, argp, sizeof *chip))
3017 goto get_irqchip_out;
1fe779f8
CO		 3018 r = -ENXIO;
3019 if (!irqchip_in_kernel(kvm))
f0d66275
DH		 3020 goto get_irqchip_out;
3021 r = kvm_vm_ioctl_get_irqchip(kvm, chip);
1fe779f8 3022 if (r)
f0d66275 3023 goto get_irqchip_out;
1fe779f8 3024 r = -EFAULT;
f0d66275
DH		 3025 if (copy_to_user(argp, chip, sizeof *chip))
3026 goto get_irqchip_out;
1fe779f8 3027 r = 0;
f0d66275
DH		 3028 get_irqchip_out:
3029 kfree(chip);
3030 if (r)
3031 goto out;
1fe779f8
CO		 3032 break;
3033 }
3034 case KVM_SET_IRQCHIP: {
3035 /* 0: PIC master, 1: PIC slave, 2: IOAPIC */
f0d66275 3036 struct kvm_irqchip *chip = kmalloc(sizeof(*chip), GFP_KERNEL);
1fe779f8 3037
f0d66275
DH		 3038 r = -ENOMEM;
3039 if (!chip)
1fe779f8 3040 goto out;
f0d66275
DH		 3041 r = -EFAULT;
3042 if (copy_from_user(chip, argp, sizeof *chip))
3043 goto set_irqchip_out;
1fe779f8
CO		 3044 r = -ENXIO;
3045 if (!irqchip_in_kernel(kvm))
f0d66275
DH		 3046 goto set_irqchip_out;
3047 r = kvm_vm_ioctl_set_irqchip(kvm, chip);
1fe779f8 3048 if (r)
f0d66275 3049 goto set_irqchip_out;
1fe779f8 3050 r = 0;
f0d66275
DH		 3051 set_irqchip_out:
3052 kfree(chip);
3053 if (r)
3054 goto out;
1fe779f8
CO		 3055 break;
3056 }
e0f63cb9 3057 case KVM_GET_PIT: {
e0f63cb9 3058 r = -EFAULT;
f0d66275 3059 if (copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 3060 goto out;
3061 r = -ENXIO;
3062 if (!kvm->arch.vpit)
3063 goto out;
f0d66275 3064 r = kvm_vm_ioctl_get_pit(kvm, &u.ps);
e0f63cb9
SY		 3065 if (r)
3066 goto out;
3067 r = -EFAULT;
f0d66275 3068 if (copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state)))
e0f63cb9
SY		 3069 goto out;
3070 r = 0;
3071 break;
3072 }
3073 case KVM_SET_PIT: {
e0f63cb9 3074 r = -EFAULT;
f0d66275 3075 if (copy_from_user(&u.ps, argp, sizeof u.ps))
e0f63cb9
SY		 3076 goto out;
3077 r = -ENXIO;
3078 if (!kvm->arch.vpit)
3079 goto out;
f0d66275 3080 r = kvm_vm_ioctl_set_pit(kvm, &u.ps);
e0f63cb9
SY		 3081 if (r)
3082 goto out;
3083 r = 0;
3084 break;
3085 }
e9f42757
BK		 3086 case KVM_GET_PIT2: {
3087 r = -ENXIO;
3088 if (!kvm->arch.vpit)
3089 goto out;
3090 r = kvm_vm_ioctl_get_pit2(kvm, &u.ps2);
3091 if (r)
3092 goto out;
3093 r = -EFAULT;
3094 if (copy_to_user(argp, &u.ps2, sizeof(u.ps2)))
3095 goto out;
3096 r = 0;
3097 break;
3098 }
3099 case KVM_SET_PIT2: {
3100 r = -EFAULT;
3101 if (copy_from_user(&u.ps2, argp, sizeof(u.ps2)))
3102 goto out;
3103 r = -ENXIO;
3104 if (!kvm->arch.vpit)
3105 goto out;
3106 r = kvm_vm_ioctl_set_pit2(kvm, &u.ps2);
3107 if (r)
3108 goto out;
3109 r = 0;
3110 break;
3111 }
52d939a0
MT		 3112 case KVM_REINJECT_CONTROL: {
3113 struct kvm_reinject_control control;
3114 r = -EFAULT;
3115 if (copy_from_user(&control, argp, sizeof(control)))
3116 goto out;
3117 r = kvm_vm_ioctl_reinject(kvm, &control);
3118 if (r)
3119 goto out;
3120 r = 0;
3121 break;
3122 }
ffde22ac
ES		 3123 case KVM_XEN_HVM_CONFIG: {
3124 r = -EFAULT;
3125 if (copy_from_user(&kvm->arch.xen_hvm_config, argp,
3126 sizeof(struct kvm_xen_hvm_config)))
3127 goto out;
3128 r = -EINVAL;
3129 if (kvm->arch.xen_hvm_config.flags)
3130 goto out;
3131 r = 0;
3132 break;
3133 }
afbcf7ab
GC		 3134 case KVM_SET_CLOCK: {
3135 struct timespec now;
3136 struct kvm_clock_data user_ns;
3137 u64 now_ns;
3138 s64 delta;
3139
3140 r = -EFAULT;
3141 if (copy_from_user(&user_ns, argp, sizeof(user_ns)))
3142 goto out;
3143
3144 r = -EINVAL;
3145 if (user_ns.flags)
3146 goto out;
3147
3148 r = 0;
3149 ktime_get_ts(&now);
3150 now_ns = timespec_to_ns(&now);
3151 delta = user_ns.clock - now_ns;
3152 kvm->arch.kvmclock_offset = delta;
3153 break;
3154 }
3155 case KVM_GET_CLOCK: {
3156 struct timespec now;
3157 struct kvm_clock_data user_ns;
3158 u64 now_ns;
3159
3160 ktime_get_ts(&now);
3161 now_ns = timespec_to_ns(&now);
3162 user_ns.clock = kvm->arch.kvmclock_offset + now_ns;
3163 user_ns.flags = 0;
3164
3165 r = -EFAULT;
3166 if (copy_to_user(argp, &user_ns, sizeof(user_ns)))
3167 goto out;
3168 r = 0;
3169 break;
3170 }
3171
1fe779f8
CO		 3172 default:
3173 ;
3174 }
3175out:
3176 return r;
3177}
3178
a16b043c 3179static void kvm_init_msr_list(void)
043405e1
CO		 3180{
3181 u32 dummy[2];
3182 unsigned i, j;
3183
e3267cbb
GC		 3184 /* skip the first msrs in the list. KVM-specific */
3185 for (i = j = KVM_SAVE_MSRS_BEGIN; i < ARRAY_SIZE(msrs_to_save); i++) {
043405e1
CO		 3186 if (rdmsr_safe(msrs_to_save[i], &dummy[0], &dummy[1]) < 0)
3187 continue;
3188 if (j < i)
3189 msrs_to_save[j] = msrs_to_save[i];
3190 j++;
3191 }
3192 num_msrs_to_save = j;
3193}
3194
bda9020e
MT		 3195static int vcpu_mmio_write(struct kvm_vcpu *vcpu, gpa_t addr, int len,
3196 const void *v)
bbd9b64e 3197{
bda9020e
MT		 3198 if (vcpu->arch.apic &&
3199 !kvm_iodevice_write(&vcpu->arch.apic->dev, addr, len, v))
3200 return 0;
bbd9b64e 3201
e93f8a0f 3202 return kvm_io_bus_write(vcpu->kvm, KVM_MMIO_BUS, addr, len, v);
bbd9b64e
CO		 3203}
3204
bda9020e 3205static int vcpu_mmio_read(struct kvm_vcpu *vcpu, gpa_t addr, int len, void *v)
bbd9b64e 3206{
bda9020e
MT		 3207 if (vcpu->arch.apic &&
3208 !kvm_iodevice_read(&vcpu->arch.apic->dev, addr, len, v))
3209 return 0;
bbd9b64e 3210
e93f8a0f 3211 return kvm_io_bus_read(vcpu->kvm, KVM_MMIO_BUS, addr, len, v);
bbd9b64e
CO		 3212}
3213
2dafc6c2
GN		 3214static void kvm_set_segment(struct kvm_vcpu *vcpu,
3215 struct kvm_segment *var, int seg)
3216{
3217 kvm_x86_ops->set_segment(vcpu, var, seg);
3218}
3219
3220void kvm_get_segment(struct kvm_vcpu *vcpu,
3221 struct kvm_segment *var, int seg)
3222{
3223 kvm_x86_ops->get_segment(vcpu, var, seg);
3224}
3225
1871c602
GN		 3226gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva, u32 *error)
3227{
3228 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3229 return vcpu->arch.mmu.gva_to_gpa(vcpu, gva, access, error);
3230}
3231
3232 gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva, u32 *error)
3233{
3234 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3235 access |= PFERR_FETCH_MASK;
3236 return vcpu->arch.mmu.gva_to_gpa(vcpu, gva, access, error);
3237}
3238
3239gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva, u32 *error)
3240{
3241 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3242 access |= PFERR_WRITE_MASK;
3243 return vcpu->arch.mmu.gva_to_gpa(vcpu, gva, access, error);
3244}
3245
3246/* uses this to access any guest's mapped memory without checking CPL */
3247gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva, u32 *error)
3248{
3249 return vcpu->arch.mmu.gva_to_gpa(vcpu, gva, 0, error);
3250}
3251
3252static int kvm_read_guest_virt_helper(gva_t addr, void *val, unsigned int bytes,
3253 struct kvm_vcpu *vcpu, u32 access,
3254 u32 *error)
bbd9b64e
CO		 3255{
3256 void *data = val;
10589a46 3257 int r = X86EMUL_CONTINUE;
bbd9b64e
CO		 3258
3259 while (bytes) {
1871c602 3260 gpa_t gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, addr, access, error);
bbd9b64e 3261 unsigned offset = addr & (PAGE_SIZE-1);
77c2002e 3262 unsigned toread = min(bytes, (unsigned)PAGE_SIZE - offset);
bbd9b64e
CO		 3263 int ret;
3264
10589a46
MT		 3265 if (gpa == UNMAPPED_GVA) {
3266 r = X86EMUL_PROPAGATE_FAULT;
3267 goto out;
3268 }
77c2002e 3269 ret = kvm_read_guest(vcpu->kvm, gpa, data, toread);
10589a46
MT		 3270 if (ret < 0) {
3271 r = X86EMUL_UNHANDLEABLE;
3272 goto out;
3273 }
bbd9b64e 3274
77c2002e
IE		 3275 bytes -= toread;
3276 data += toread;
3277 addr += toread;
bbd9b64e 3278 }
10589a46 3279out:
10589a46 3280 return r;
bbd9b64e 3281}
77c2002e 3282
1871c602
GN		 3283/* used for instruction fetching */
3284static int kvm_fetch_guest_virt(gva_t addr, void *val, unsigned int bytes,
3285 struct kvm_vcpu *vcpu, u32 *error)
3286{
3287 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3288 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu,
3289 access | PFERR_FETCH_MASK, error);
3290}
3291
3292static int kvm_read_guest_virt(gva_t addr, void *val, unsigned int bytes,
3293 struct kvm_vcpu *vcpu, u32 *error)
3294{
3295 u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0;
3296 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, access,
3297 error);
3298}
3299
3300static int kvm_read_guest_virt_system(gva_t addr, void *val, unsigned int bytes,
3301 struct kvm_vcpu *vcpu, u32 *error)
3302{
3303 return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, 0, error);
3304}
3305
7972995b 3306static int kvm_write_guest_virt_system(gva_t addr, void *val,
2dafc6c2 3307 unsigned int bytes,
7972995b 3308 struct kvm_vcpu *vcpu,
2dafc6c2 3309 u32 *error)
77c2002e
IE		 3310{
3311 void *data = val;
3312 int r = X86EMUL_CONTINUE;
3313
3314 while (bytes) {
7972995b
GN		 3315 gpa_t gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, addr,
3316 PFERR_WRITE_MASK, error);
77c2002e
IE		 3317 unsigned offset = addr & (PAGE_SIZE-1);
3318 unsigned towrite = min(bytes, (unsigned)PAGE_SIZE - offset);
3319 int ret;
3320
3321 if (gpa == UNMAPPED_GVA) {
3322 r = X86EMUL_PROPAGATE_FAULT;
3323 goto out;
3324 }
3325 ret = kvm_write_guest(vcpu->kvm, gpa, data, towrite);
3326 if (ret < 0) {
3327 r = X86EMUL_UNHANDLEABLE;
3328 goto out;
3329 }
3330
3331 bytes -= towrite;
3332 data += towrite;
3333 addr += towrite;
3334 }
3335out:
3336 return r;
3337}
3338
bbd9b64e
CO		 3339static int emulator_read_emulated(unsigned long addr,
3340 void *val,
3341 unsigned int bytes,
3342 struct kvm_vcpu *vcpu)
3343{
bbd9b64e 3344 gpa_t gpa;
1871c602 3345 u32 error_code;
bbd9b64e
CO		 3346
3347 if (vcpu->mmio_read_completed) {
3348 memcpy(val, vcpu->mmio_data, bytes);
aec51dc4
AK		 3349 trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes,
3350 vcpu->mmio_phys_addr, *(u64 *)val);
bbd9b64e
CO		 3351 vcpu->mmio_read_completed = 0;
3352 return X86EMUL_CONTINUE;
3353 }
3354
1871c602
GN		 3355 gpa = kvm_mmu_gva_to_gpa_read(vcpu, addr, &error_code);
3356
3357 if (gpa == UNMAPPED_GVA) {
3358 kvm_inject_page_fault(vcpu, addr, error_code);
3359 return X86EMUL_PROPAGATE_FAULT;
3360 }
bbd9b64e
CO		 3361
3362 /* For APIC access vmexit */
3363 if ((gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
3364 goto mmio;
3365
1871c602 3366 if (kvm_read_guest_virt(addr, val, bytes, vcpu, NULL)
77c2002e 3367 == X86EMUL_CONTINUE)
bbd9b64e 3368 return X86EMUL_CONTINUE;
bbd9b64e
CO		 3369
3370mmio:
3371 /*
3372 * Is this MMIO handled locally?
3373 */
aec51dc4
AK		 3374 if (!vcpu_mmio_read(vcpu, gpa, bytes, val)) {
3375 trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes, gpa, *(u64 *)val);
bbd9b64e
CO		 3376 return X86EMUL_CONTINUE;
3377 }
aec51dc4
AK		 3378
3379 trace_kvm_mmio(KVM_TRACE_MMIO_READ_UNSATISFIED, bytes, gpa, 0);
bbd9b64e
CO		 3380
3381 vcpu->mmio_needed = 1;
3382 vcpu->mmio_phys_addr = gpa;
3383 vcpu->mmio_size = bytes;
3384 vcpu->mmio_is_write = 0;
3385
3386 return X86EMUL_UNHANDLEABLE;
3387}
3388
3200f405 3389int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
9f811285 3390 const void *val, int bytes)
bbd9b64e
CO		 3391{
3392 int ret;
3393
3394 ret = kvm_write_guest(vcpu->kvm, gpa, val, bytes);
9f811285 3395 if (ret < 0)
bbd9b64e 3396 return 0;
ad218f85 3397 kvm_mmu_pte_write(vcpu, gpa, val, bytes, 1);
bbd9b64e
CO		 3398 return 1;
3399}
3400
3401static int emulator_write_emulated_onepage(unsigned long addr,
3402 const void *val,
3403 unsigned int bytes,
3404 struct kvm_vcpu *vcpu)
3405{
10589a46 3406 gpa_t gpa;
1871c602 3407 u32 error_code;
10589a46 3408
1871c602 3409 gpa = kvm_mmu_gva_to_gpa_write(vcpu, addr, &error_code);
bbd9b64e
CO		 3410
3411 if (gpa == UNMAPPED_GVA) {
1871c602 3412 kvm_inject_page_fault(vcpu, addr, error_code);
bbd9b64e
CO		 3413 return X86EMUL_PROPAGATE_FAULT;
3414 }
3415
3416 /* For APIC access vmexit */
3417 if ((gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
3418 goto mmio;
3419
3420 if (emulator_write_phys(vcpu, gpa, val, bytes))
3421 return X86EMUL_CONTINUE;
3422
3423mmio:
aec51dc4 3424 trace_kvm_mmio(KVM_TRACE_MMIO_WRITE, bytes, gpa, *(u64 *)val);
bbd9b64e
CO		 3425 /*
3426 * Is this MMIO handled locally?
3427 */
bda9020e 3428 if (!vcpu_mmio_write(vcpu, gpa, bytes, val))
bbd9b64e 3429 return X86EMUL_CONTINUE;
bbd9b64e
CO		 3430
3431 vcpu->mmio_needed = 1;
3432 vcpu->mmio_phys_addr = gpa;
3433 vcpu->mmio_size = bytes;
3434 vcpu->mmio_is_write = 1;
3435 memcpy(vcpu->mmio_data, val, bytes);
3436
3437 return X86EMUL_CONTINUE;
3438}
3439
3440int emulator_write_emulated(unsigned long addr,
8f6abd06
GN		 3441 const void *val,
3442 unsigned int bytes,
3443 struct kvm_vcpu *vcpu)
bbd9b64e
CO		 3444{
3445 /* Crossing a page boundary? */
3446 if (((addr + bytes - 1) ^ addr) & PAGE_MASK) {
3447 int rc, now;
3448
3449 now = -addr & ~PAGE_MASK;
3450 rc = emulator_write_emulated_onepage(addr, val, now, vcpu);
3451 if (rc != X86EMUL_CONTINUE)
3452 return rc;
3453 addr += now;
3454 val += now;
3455 bytes -= now;
3456 }
3457 return emulator_write_emulated_onepage(addr, val, bytes, vcpu);
3458}
3459EXPORT_SYMBOL_GPL(emulator_write_emulated);
3460
daea3e73
AK		 3461#define CMPXCHG_TYPE(t, ptr, old, new) \
3462 (cmpxchg((t *)(ptr), *(t *)(old), *(t *)(new)) == *(t *)(old))
3463
3464#ifdef CONFIG_X86_64
3465# define CMPXCHG64(ptr, old, new) CMPXCHG_TYPE(u64, ptr, old, new)
3466#else
3467# define CMPXCHG64(ptr, old, new) \
9749a6c0 3468 (cmpxchg64((u64 *)(ptr), *(u64 *)(old), *(u64 *)(new)) == *(u64 *)(old))
daea3e73
AK		 3469#endif
3470
bbd9b64e
CO		 3471static int emulator_cmpxchg_emulated(unsigned long addr,
3472 const void *old,
3473 const void *new,
3474 unsigned int bytes,
3475 struct kvm_vcpu *vcpu)
3476{
daea3e73
AK		 3477 gpa_t gpa;
3478 struct page *page;
3479 char *kaddr;
3480 bool exchanged;
2bacc55c 3481
daea3e73
AK		 3482 /* guests cmpxchg8b have to be emulated atomically */
3483 if (bytes > 8 || (bytes & (bytes - 1)))
3484 goto emul_write;
10589a46 3485
daea3e73 3486 gpa = kvm_mmu_gva_to_gpa_write(vcpu, addr, NULL);
2bacc55c 3487
daea3e73
AK		 3488 if (gpa == UNMAPPED_GVA ||
3489 (gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE)
3490 goto emul_write;
2bacc55c 3491
daea3e73
AK		 3492 if (((gpa + bytes - 1) & PAGE_MASK) != (gpa & PAGE_MASK))
3493 goto emul_write;
72dc67a6 3494
daea3e73 3495 page = gfn_to_page(vcpu->kvm, gpa >> PAGE_SHIFT);
72dc67a6 3496
daea3e73
AK		 3497 kaddr = kmap_atomic(page, KM_USER0);
3498 kaddr += offset_in_page(gpa);
3499 switch (bytes) {
3500 case 1:
3501 exchanged = CMPXCHG_TYPE(u8, kaddr, old, new);
3502 break;
3503 case 2:
3504 exchanged = CMPXCHG_TYPE(u16, kaddr, old, new);
3505 break;
3506 case 4:
3507 exchanged = CMPXCHG_TYPE(u32, kaddr, old, new);
3508 break;
3509 case 8:
3510 exchanged = CMPXCHG64(kaddr, old, new);
3511 break;
3512 default:
3513 BUG();
2bacc55c 3514 }
daea3e73
AK		 3515 kunmap_atomic(kaddr, KM_USER0);
3516 kvm_release_page_dirty(page);
3517
3518 if (!exchanged)
3519 return X86EMUL_CMPXCHG_FAILED;
3520
8f6abd06
GN		 3521 kvm_mmu_pte_write(vcpu, gpa, new, bytes, 1);
3522
3523 return X86EMUL_CONTINUE;
4a5f48f6 3524
3200f405 3525emul_write:
daea3e73 3526 printk_once(KERN_WARNING "kvm: emulating exchange as write\n");
2bacc55c 3527
bbd9b64e
CO		 3528 return emulator_write_emulated(addr, new, bytes, vcpu);
3529}
3530
cf8f70bf
GN		 3531static int kernel_pio(struct kvm_vcpu *vcpu, void *pd)
3532{
3533 /* TODO: String I/O for in kernel device */
3534 int r;
3535
3536 if (vcpu->arch.pio.in)
3537 r = kvm_io_bus_read(vcpu->kvm, KVM_PIO_BUS, vcpu->arch.pio.port,
3538 vcpu->arch.pio.size, pd);
3539 else
3540 r = kvm_io_bus_write(vcpu->kvm, KVM_PIO_BUS,
3541 vcpu->arch.pio.port, vcpu->arch.pio.size,
3542 pd);
3543 return r;
3544}
3545
3546
3547static int emulator_pio_in_emulated(int size, unsigned short port, void *val,
3548 unsigned int count, struct kvm_vcpu *vcpu)
3549{
7972995b 3550 if (vcpu->arch.pio.count)
cf8f70bf
GN		 3551 goto data_avail;
3552
3553 trace_kvm_pio(1, port, size, 1);
3554
3555 vcpu->arch.pio.port = port;
3556 vcpu->arch.pio.in = 1;
7972995b 3557 vcpu->arch.pio.count = count;
cf8f70bf
GN		 3558 vcpu->arch.pio.size = size;
3559
3560 if (!kernel_pio(vcpu, vcpu->arch.pio_data)) {
3561 data_avail:
3562 memcpy(val, vcpu->arch.pio_data, size * count);
7972995b 3563 vcpu->arch.pio.count = 0;
cf8f70bf
GN		 3564 return 1;
3565 }
3566
3567 vcpu->run->exit_reason = KVM_EXIT_IO;
3568 vcpu->run->io.direction = KVM_EXIT_IO_IN;
3569 vcpu->run->io.size = size;
3570 vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE;
3571 vcpu->run->io.count = count;
3572 vcpu->run->io.port = port;
3573
3574 return 0;
3575}
3576
3577static int emulator_pio_out_emulated(int size, unsigned short port,
3578 const void *val, unsigned int count,
3579 struct kvm_vcpu *vcpu)
3580{
3581 trace_kvm_pio(0, port, size, 1);
3582
3583 vcpu->arch.pio.port = port;
3584 vcpu->arch.pio.in = 0;
7972995b 3585 vcpu->arch.pio.count = count;
cf8f70bf
GN		 3586 vcpu->arch.pio.size = size;
3587
3588 memcpy(vcpu->arch.pio_data, val, size * count);
3589
3590 if (!kernel_pio(vcpu, vcpu->arch.pio_data)) {
7972995b 3591 vcpu->arch.pio.count = 0;
cf8f70bf
GN		 3592 return 1;
3593 }
3594
3595 vcpu->run->exit_reason = KVM_EXIT_IO;
3596 vcpu->run->io.direction = KVM_EXIT_IO_OUT;
3597 vcpu->run->io.size = size;
3598 vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE;
3599 vcpu->run->io.count = count;
3600 vcpu->run->io.port = port;
3601
3602 return 0;
3603}
3604
bbd9b64e
CO		 3605static unsigned long get_segment_base(struct kvm_vcpu *vcpu, int seg)
3606{
3607 return kvm_x86_ops->get_segment_base(vcpu, seg);
3608}
3609
3610int emulate_invlpg(struct kvm_vcpu *vcpu, gva_t address)
3611{
a7052897 3612 kvm_mmu_invlpg(vcpu, address);
bbd9b64e
CO		 3613 return X86EMUL_CONTINUE;
3614}
3615
3616int emulate_clts(struct kvm_vcpu *vcpu)
3617{
4d4ec087 3618 kvm_x86_ops->set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~X86_CR0_TS));
6b52d186 3619 kvm_x86_ops->fpu_activate(vcpu);
bbd9b64e
CO		 3620 return X86EMUL_CONTINUE;
3621}
3622
3623int emulator_get_dr(struct x86_emulate_ctxt *ctxt, int dr, unsigned long *dest)
3624{
020df079 3625 return kvm_get_dr(ctxt->vcpu, dr, dest);
bbd9b64e
CO		 3626}
3627
3628int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr, unsigned long value)
3629{
3630 unsigned long mask = (ctxt->mode == X86EMUL_MODE_PROT64) ? ~0ULL : ~0U;
bbd9b64e 3631
020df079 3632 return kvm_set_dr(ctxt->vcpu, dr, value & mask);
bbd9b64e
CO		 3633}
3634
3635void kvm_report_emulation_failure(struct kvm_vcpu *vcpu, const char *context)
3636{
bbd9b64e 3637 u8 opcodes[4];
5fdbf976 3638 unsigned long rip = kvm_rip_read(vcpu);
bbd9b64e
CO		 3639 unsigned long rip_linear;
3640
f76c710d 3641 if (!printk_ratelimit())
bbd9b64e
CO		 3642 return;
3643
25be4608
GC		 3644 rip_linear = rip + get_segment_base(vcpu, VCPU_SREG_CS);
3645
1871c602 3646 kvm_read_guest_virt(rip_linear, (void *)opcodes, 4, vcpu, NULL);
bbd9b64e
CO		 3647
3648 printk(KERN_ERR "emulation failed (%s) rip %lx %02x %02x %02x %02x\n",
3649 context, rip, opcodes[0], opcodes[1], opcodes[2], opcodes[3]);
bbd9b64e
CO		 3650}
3651EXPORT_SYMBOL_GPL(kvm_report_emulation_failure);
3652
52a46617 3653static u64 mk_cr_64(u64 curr_cr, u32 new_val)
5fdbf976 3654{
52a46617 3655 return (curr_cr & ~((1ULL << 32) - 1)) | new_val;
5fdbf976
MT		 3656}
3657
52a46617 3658static unsigned long emulator_get_cr(int cr, struct kvm_vcpu *vcpu)
bbd9b64e 3659{
52a46617
GN		 3660 unsigned long value;
3661
3662 switch (cr) {
3663 case 0:
3664 value = kvm_read_cr0(vcpu);
3665 break;
3666 case 2:
3667 value = vcpu->arch.cr2;
3668 break;
3669 case 3:
3670 value = vcpu->arch.cr3;
3671 break;
3672 case 4:
3673 value = kvm_read_cr4(vcpu);
3674 break;
3675 case 8:
3676 value = kvm_get_cr8(vcpu);
3677 break;
3678 default:
3679 vcpu_printf(vcpu, "%s: unexpected cr %u\n", __func__, cr);
3680 return 0;
3681 }
3682
3683 return value;
3684}
3685
3686static void emulator_set_cr(int cr, unsigned long val, struct kvm_vcpu *vcpu)
3687{
3688 switch (cr) {
3689 case 0:
3690 kvm_set_cr0(vcpu, mk_cr_64(kvm_read_cr0(vcpu), val));
3691 break;
3692 case 2:
3693 vcpu->arch.cr2 = val;
3694 break;
3695 case 3:
3696 kvm_set_cr3(vcpu, val);
3697 break;
3698 case 4:
3699 kvm_set_cr4(vcpu, mk_cr_64(kvm_read_cr4(vcpu), val));
3700 break;
3701 case 8:
3702 kvm_set_cr8(vcpu, val & 0xfUL);
3703 break;
3704 default:
3705 vcpu_printf(vcpu, "%s: unexpected cr %u\n", __func__, cr);
3706 }
3707}
3708
9c537244
GN		 3709static int emulator_get_cpl(struct kvm_vcpu *vcpu)
3710{
3711 return kvm_x86_ops->get_cpl(vcpu);
3712}
3713
2dafc6c2
GN		 3714static void emulator_get_gdt(struct desc_ptr *dt, struct kvm_vcpu *vcpu)
3715{
3716 kvm_x86_ops->get_gdt(vcpu, dt);
3717}
3718
3719static bool emulator_get_cached_descriptor(struct desc_struct *desc, int seg,
3720 struct kvm_vcpu *vcpu)
3721{
3722 struct kvm_segment var;
3723
3724 kvm_get_segment(vcpu, &var, seg);
3725
3726 if (var.unusable)
3727 return false;
3728
3729 if (var.g)
3730 var.limit >>= 12;
3731 set_desc_limit(desc, var.limit);
3732 set_desc_base(desc, (unsigned long)var.base);
3733 desc->type = var.type;
3734 desc->s = var.s;
3735 desc->dpl = var.dpl;
3736 desc->p = var.present;
3737 desc->avl = var.avl;
3738 desc->l = var.l;
3739 desc->d = var.db;
3740 desc->g = var.g;
3741
3742 return true;
3743}
3744
3745static void emulator_set_cached_descriptor(struct desc_struct *desc, int seg,
3746 struct kvm_vcpu *vcpu)
3747{
3748 struct kvm_segment var;
3749
3750 /* needed to preserve selector */
3751 kvm_get_segment(vcpu, &var, seg);
3752
3753 var.base = get_desc_base(desc);
3754 var.limit = get_desc_limit(desc);
3755 if (desc->g)
3756 var.limit = (var.limit << 12) | 0xfff;
3757 var.type = desc->type;
3758 var.present = desc->p;
3759 var.dpl = desc->dpl;
3760 var.db = desc->d;
3761 var.s = desc->s;
3762 var.l = desc->l;
3763 var.g = desc->g;
3764 var.avl = desc->avl;
3765 var.present = desc->p;
3766 var.unusable = !var.present;
3767 var.padding = 0;
3768
3769 kvm_set_segment(vcpu, &var, seg);
3770 return;
3771}
3772
3773static u16 emulator_get_segment_selector(int seg, struct kvm_vcpu *vcpu)
3774{
3775 struct kvm_segment kvm_seg;
3776
3777 kvm_get_segment(vcpu, &kvm_seg, seg);
3778 return kvm_seg.selector;
3779}
3780
3781static void emulator_set_segment_selector(u16 sel, int seg,
3782 struct kvm_vcpu *vcpu)
3783{
3784 struct kvm_segment kvm_seg;
3785
3786 kvm_get_segment(vcpu, &kvm_seg, seg);
3787 kvm_seg.selector = sel;
3788 kvm_set_segment(vcpu, &kvm_seg, seg);
3789}
3790
482ac18a
GN		 3791static void emulator_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
3792{
3793 kvm_x86_ops->set_rflags(vcpu, rflags);
3794}
3795
14af3f3c 3796static struct x86_emulate_ops emulate_ops = {
1871c602 3797 .read_std = kvm_read_guest_virt_system,
2dafc6c2 3798 .write_std = kvm_write_guest_virt_system,
1871c602 3799 .fetch = kvm_fetch_guest_virt,
bbd9b64e
CO		 3800 .read_emulated = emulator_read_emulated,
3801 .write_emulated = emulator_write_emulated,
3802 .cmpxchg_emulated = emulator_cmpxchg_emulated,
cf8f70bf
GN		 3803 .pio_in_emulated = emulator_pio_in_emulated,
3804 .pio_out_emulated = emulator_pio_out_emulated,
2dafc6c2
GN		 3805 .get_cached_descriptor = emulator_get_cached_descriptor,
3806 .set_cached_descriptor = emulator_set_cached_descriptor,
3807 .get_segment_selector = emulator_get_segment_selector,
3808 .set_segment_selector = emulator_set_segment_selector,
3809 .get_gdt = emulator_get_gdt,
52a46617
GN		 3810 .get_cr = emulator_get_cr,
3811 .set_cr = emulator_set_cr,
9c537244 3812 .cpl = emulator_get_cpl,
482ac18a 3813 .set_rflags = emulator_set_rflags,
bbd9b64e
CO		 3814};
3815
5fdbf976
MT		 3816static void cache_all_regs(struct kvm_vcpu *vcpu)
3817{
3818 kvm_register_read(vcpu, VCPU_REGS_RAX);
3819 kvm_register_read(vcpu, VCPU_REGS_RSP);
3820 kvm_register_read(vcpu, VCPU_REGS_RIP);
3821 vcpu->arch.regs_dirty = ~0;
3822}
3823
bbd9b64e 3824int emulate_instruction(struct kvm_vcpu *vcpu,
bbd9b64e
CO		 3825 unsigned long cr2,
3826 u16 error_code,
571008da 3827 int emulation_type)
bbd9b64e 3828{
310b5d30 3829 int r, shadow_mask;
571008da 3830 struct decode_cache *c;
851ba692 3831 struct kvm_run *run = vcpu->run;
bbd9b64e 3832
26eef70c 3833 kvm_clear_exception_queue(vcpu);
ad312c7c 3834 vcpu->arch.mmio_fault_cr2 = cr2;
5fdbf976 3835 /*
56e82318 3836 * TODO: fix emulate.c to use guest_read/write_register
5fdbf976
MT		 3837 * instead of direct ->regs accesses, can save hundred cycles
3838 * on Intel for instructions that don't read/change RSP, for
3839 * for example.
3840 */
3841 cache_all_regs(vcpu);
bbd9b64e
CO		 3842
3843 vcpu->mmio_is_write = 0;
bbd9b64e 3844
571008da 3845 if (!(emulation_type & EMULTYPE_NO_DECODE)) {
bbd9b64e
CO		 3846 int cs_db, cs_l;
3847 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
3848
ad312c7c 3849 vcpu->arch.emulate_ctxt.vcpu = vcpu;
83bf0002 3850 vcpu->arch.emulate_ctxt.eflags = kvm_x86_ops->get_rflags(vcpu);
063db061 3851 vcpu->arch.emulate_ctxt.eip = kvm_rip_read(vcpu);
ad312c7c 3852 vcpu->arch.emulate_ctxt.mode =
a0044755 3853 (!is_protmode(vcpu)) ? X86EMUL_MODE_REAL :
ad312c7c 3854 (vcpu->arch.emulate_ctxt.eflags & X86_EFLAGS_VM)
a0044755 3855 ? X86EMUL_MODE_VM86 : cs_l
bbd9b64e
CO		 3856 ? X86EMUL_MODE_PROT64 : cs_db
3857 ? X86EMUL_MODE_PROT32 : X86EMUL_MODE_PROT16;
3858
ad312c7c 3859 r = x86_decode_insn(&vcpu->arch.emulate_ctxt, &emulate_ops);
e46479f8 3860 trace_kvm_emulate_insn_start(vcpu);
571008da 3861
0cb5762e
AP		 3862 /* Only allow emulation of specific instructions on #UD
3863 * (namely VMMCALL, sysenter, sysexit, syscall)*/
571008da 3864 c = &vcpu->arch.emulate_ctxt.decode;
0cb5762e
AP		 3865 if (emulation_type & EMULTYPE_TRAP_UD) {
3866 if (!c->twobyte)
3867 return EMULATE_FAIL;
3868 switch (c->b) {
3869 case 0x01: /* VMMCALL */
3870 if (c->modrm_mod != 3 || c->modrm_rm != 1)
3871 return EMULATE_FAIL;
3872 break;
3873 case 0x34: /* sysenter */
3874 case 0x35: /* sysexit */
3875 if (c->modrm_mod != 0 || c->modrm_rm != 0)
3876 return EMULATE_FAIL;
3877 break;
3878 case 0x05: /* syscall */
3879 if (c->modrm_mod != 0 || c->modrm_rm != 0)
3880 return EMULATE_FAIL;
3881 break;
3882 default:
3883 return EMULATE_FAIL;
3884 }
3885
3886 if (!(c->modrm_reg == 0 || c->modrm_reg == 3))
3887 return EMULATE_FAIL;
3888 }
571008da 3889
f2b5756b 3890 ++vcpu->stat.insn_emulation;
bbd9b64e 3891 if (r) {
f2b5756b 3892 ++vcpu->stat.insn_emulation_fail;
e46479f8 3893 trace_kvm_emulate_insn_failed(vcpu);
bbd9b64e
CO		 3894 if (kvm_mmu_unprotect_page_virt(vcpu, cr2))
3895 return EMULATE_DONE;
3896 return EMULATE_FAIL;
3897 }
3898 }
3899
ba8afb6b
GN		 3900 if (emulation_type & EMULTYPE_SKIP) {
3901 kvm_rip_write(vcpu, vcpu->arch.emulate_ctxt.decode.eip);
3902 return EMULATE_DONE;
3903 }
3904
5cd21917 3905restart:
ad312c7c 3906 r = x86_emulate_insn(&vcpu->arch.emulate_ctxt, &emulate_ops);
310b5d30
GC		 3907 shadow_mask = vcpu->arch.emulate_ctxt.interruptibility;
3908
3909 if (r == 0)
3910 kvm_x86_ops->set_interrupt_shadow(vcpu, shadow_mask);
bbd9b64e 3911
7972995b 3912 if (vcpu->arch.pio.count) {
cf8f70bf 3913 if (!vcpu->arch.pio.in)
7972995b 3914 vcpu->arch.pio.count = 0;
bbd9b64e 3915 return EMULATE_DO_MMIO;
cf8f70bf 3916 }
bbd9b64e 3917
112592da 3918 if (r || vcpu->mmio_is_write) {
bbd9b64e
CO		 3919 run->exit_reason = KVM_EXIT_MMIO;
3920 run->mmio.phys_addr = vcpu->mmio_phys_addr;
3921 memcpy(run->mmio.data, vcpu->mmio_data, 8);
3922 run->mmio.len = vcpu->mmio_size;
3923 run->mmio.is_write = vcpu->mmio_is_write;
3924 }
3925
3926 if (r) {
3927 if (kvm_mmu_unprotect_page_virt(vcpu, cr2))
5cd21917 3928 goto done;
bbd9b64e 3929 if (!vcpu->mmio_needed) {
e46479f8
AK		 3930 ++vcpu->stat.insn_emulation_fail;
3931 trace_kvm_emulate_insn_failed(vcpu);
bbd9b64e
CO		 3932 kvm_report_emulation_failure(vcpu, "mmio");
3933 return EMULATE_FAIL;
3934 }
3935 return EMULATE_DO_MMIO;
3936 }
3937
bbd9b64e
CO		 3938 if (vcpu->mmio_is_write) {
3939 vcpu->mmio_needed = 0;
3940 return EMULATE_DO_MMIO;
3941 }
3942
5cd21917
GN		 3943done:
3944 if (vcpu->arch.exception.pending)
3945 vcpu->arch.emulate_ctxt.restart = false;
de7d789a 3946
5cd21917
GN		 3947 if (vcpu->arch.emulate_ctxt.restart)
3948 goto restart;
f850e2e6 3949
bbd9b64e 3950 return EMULATE_DONE;
de7d789a 3951}
bbd9b64e 3952EXPORT_SYMBOL_GPL(emulate_instruction);
de7d789a 3953
cf8f70bf 3954int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port)
de7d789a 3955{
cf8f70bf
GN		 3956 unsigned long val = kvm_register_read(vcpu, VCPU_REGS_RAX);
3957 int ret = emulator_pio_out_emulated(size, port, &val, 1, vcpu);
3958 /* do not return to emulator after return from userspace */
7972995b 3959 vcpu->arch.pio.count = 0;
de7d789a
CO		 3960 return ret;
3961}
cf8f70bf 3962EXPORT_SYMBOL_GPL(kvm_fast_pio_out);
de7d789a 3963
c8076604
GH		 3964static void bounce_off(void *info)
3965{
3966 /* nothing */
3967}
3968
c8076604
GH		 3969static int kvmclock_cpufreq_notifier(struct notifier_block *nb, unsigned long val,
3970 void *data)
3971{
3972 struct cpufreq_freqs *freq = data;
3973 struct kvm *kvm;
3974 struct kvm_vcpu *vcpu;
3975 int i, send_ipi = 0;
3976
c8076604
GH		 3977 if (val == CPUFREQ_PRECHANGE && freq->old > freq->new)
3978 return 0;
3979 if (val == CPUFREQ_POSTCHANGE && freq->old < freq->new)
3980 return 0;
0cca7907 3981 per_cpu(cpu_tsc_khz, freq->cpu) = freq->new;
c8076604
GH		 3982
3983 spin_lock(&kvm_lock);
3984 list_for_each_entry(kvm, &vm_list, vm_list) {
988a2cae 3985 kvm_for_each_vcpu(i, vcpu, kvm) {
c8076604
GH		 3986 if (vcpu->cpu != freq->cpu)
3987 continue;
3988 if (!kvm_request_guest_time_update(vcpu))
3989 continue;
3990 if (vcpu->cpu != smp_processor_id())
3991 send_ipi++;
3992 }
3993 }
3994 spin_unlock(&kvm_lock);
3995
3996 if (freq->old < freq->new && send_ipi) {
3997 /*
3998 * We upscale the frequency. Must make the guest
3999 * doesn't see old kvmclock values while running with
4000 * the new frequency, otherwise we risk the guest sees
4001 * time go backwards.
4002 *
4003 * In case we update the frequency for another cpu
4004 * (which might be in guest context) send an interrupt
4005 * to kick the cpu out of guest context. Next time
4006 * guest context is entered kvmclock will be updated,
4007 * so the guest will not see stale values.
4008 */
4009 smp_call_function_single(freq->cpu, bounce_off, NULL, 1);
4010 }
4011 return 0;
4012}
4013
4014static struct notifier_block kvmclock_cpufreq_notifier_block = {
4015 .notifier_call = kvmclock_cpufreq_notifier
4016};
4017
b820cc0c
ZA		 4018static void kvm_timer_init(void)
4019{
4020 int cpu;
4021
b820cc0c 4022 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) {
b820cc0c
ZA		 4023 cpufreq_register_notifier(&kvmclock_cpufreq_notifier_block,
4024 CPUFREQ_TRANSITION_NOTIFIER);
6b7d7e76
ZA		 4025 for_each_online_cpu(cpu) {
4026 unsigned long khz = cpufreq_get(cpu);
4027 if (!khz)
4028 khz = tsc_khz;
4029 per_cpu(cpu_tsc_khz, cpu) = khz;
4030 }
0cca7907
ZA		 4031 } else {
4032 for_each_possible_cpu(cpu)
4033 per_cpu(cpu_tsc_khz, cpu) = tsc_khz;
b820cc0c
ZA		 4034 }
4035}
4036
ff9d07a0
ZY		 4037static DEFINE_PER_CPU(struct kvm_vcpu *, current_vcpu);
4038
4039static int kvm_is_in_guest(void)
4040{
4041 return percpu_read(current_vcpu) != NULL;
4042}
4043
4044static int kvm_is_user_mode(void)
4045{
4046 int user_mode = 3;
dcf46b94 4047
ff9d07a0
ZY		 4048 if (percpu_read(current_vcpu))
4049 user_mode = kvm_x86_ops->get_cpl(percpu_read(current_vcpu));
dcf46b94 4050
ff9d07a0
ZY		 4051 return user_mode != 0;
4052}
4053
4054static unsigned long kvm_get_guest_ip(void)
4055{
4056 unsigned long ip = 0;
dcf46b94 4057
ff9d07a0
ZY		 4058 if (percpu_read(current_vcpu))
4059 ip = kvm_rip_read(percpu_read(current_vcpu));
dcf46b94 4060
ff9d07a0
ZY		 4061 return ip;
4062}
4063
4064static struct perf_guest_info_callbacks kvm_guest_cbs = {
4065 .is_in_guest = kvm_is_in_guest,
4066 .is_user_mode = kvm_is_user_mode,
4067 .get_guest_ip = kvm_get_guest_ip,
4068};
4069
4070void kvm_before_handle_nmi(struct kvm_vcpu *vcpu)
4071{
4072 percpu_write(current_vcpu, vcpu);
4073}
4074EXPORT_SYMBOL_GPL(kvm_before_handle_nmi);
4075
4076void kvm_after_handle_nmi(struct kvm_vcpu *vcpu)
4077{
4078 percpu_write(current_vcpu, NULL);
4079}
4080EXPORT_SYMBOL_GPL(kvm_after_handle_nmi);
4081
f8c16bba 4082int kvm_arch_init(void *opaque)
043405e1 4083{
b820cc0c 4084 int r;
f8c16bba
ZX		 4085 struct kvm_x86_ops *ops = (struct kvm_x86_ops *)opaque;
4086
f8c16bba
ZX		 4087 if (kvm_x86_ops) {
4088 printk(KERN_ERR "kvm: already loaded the other module\n");
56c6d28a
ZX		 4089 r = -EEXIST;
4090 goto out;
f8c16bba
ZX		 4091 }
4092
4093 if (!ops->cpu_has_kvm_support()) {
4094 printk(KERN_ERR "kvm: no hardware support\n");
56c6d28a
ZX		 4095 r = -EOPNOTSUPP;
4096 goto out;
f8c16bba
ZX		 4097 }
4098 if (ops->disabled_by_bios()) {
4099 printk(KERN_ERR "kvm: disabled by bios\n");
56c6d28a
ZX		 4100 r = -EOPNOTSUPP;
4101 goto out;
f8c16bba
ZX		 4102 }
4103
97db56ce
AK		 4104 r = kvm_mmu_module_init();
4105 if (r)
4106 goto out;
4107
4108 kvm_init_msr_list();
4109
f8c16bba 4110 kvm_x86_ops = ops;
56c6d28a 4111 kvm_mmu_set_nonpresent_ptes(0ull, 0ull);
7b52345e
SY		 4112 kvm_mmu_set_base_ptes(PT_PRESENT_MASK);
4113 kvm_mmu_set_mask_ptes(PT_USER_MASK, PT_ACCESSED_MASK,
4b12f0de 4114 PT_DIRTY_MASK, PT64_NX_MASK, 0);
c8076604 4115
b820cc0c 4116 kvm_timer_init();
c8076604 4117
ff9d07a0
ZY		 4118 perf_register_guest_info_callbacks(&kvm_guest_cbs);
4119
f8c16bba 4120 return 0;
56c6d28a
ZX		 4121
4122out:
56c6d28a 4123 return r;
043405e1 4124}
8776e519 4125
f8c16bba
ZX		 4126void kvm_arch_exit(void)
4127{
ff9d07a0
ZY		 4128 perf_unregister_guest_info_callbacks(&kvm_guest_cbs);
4129
888d256e
JK		 4130 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC))
4131 cpufreq_unregister_notifier(&kvmclock_cpufreq_notifier_block,
4132 CPUFREQ_TRANSITION_NOTIFIER);
f8c16bba 4133 kvm_x86_ops = NULL;
56c6d28a
ZX		 4134 kvm_mmu_module_exit();
4135}
f8c16bba 4136
8776e519
HB		 4137int kvm_emulate_halt(struct kvm_vcpu *vcpu)
4138{
4139 ++vcpu->stat.halt_exits;
4140 if (irqchip_in_kernel(vcpu->kvm)) {
a4535290 4141 vcpu->arch.mp_state = KVM_MP_STATE_HALTED;
8776e519
HB		 4142 return 1;
4143 } else {
4144 vcpu->run->exit_reason = KVM_EXIT_HLT;
4145 return 0;
4146 }
4147}
4148EXPORT_SYMBOL_GPL(kvm_emulate_halt);
4149
2f333bcb
MT		 4150static inline gpa_t hc_gpa(struct kvm_vcpu *vcpu, unsigned long a0,
4151 unsigned long a1)
4152{
4153 if (is_long_mode(vcpu))
4154 return a0;
4155 else
4156 return a0 | ((gpa_t)a1 << 32);
4157}
4158
55cd8e5a
GN		 4159int kvm_hv_hypercall(struct kvm_vcpu *vcpu)
4160{
4161 u64 param, ingpa, outgpa, ret;
4162 uint16_t code, rep_idx, rep_cnt, res = HV_STATUS_SUCCESS, rep_done = 0;
4163 bool fast, longmode;
4164 int cs_db, cs_l;
4165
4166 /*
4167 * hypercall generates UD from non zero cpl and real mode
4168 * per HYPER-V spec
4169 */
3eeb3288 4170 if (kvm_x86_ops->get_cpl(vcpu) != 0 || !is_protmode(vcpu)) {
55cd8e5a
GN		 4171 kvm_queue_exception(vcpu, UD_VECTOR);
4172 return 0;
4173 }
4174
4175 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
4176 longmode = is_long_mode(vcpu) && cs_l == 1;
4177
4178 if (!longmode) {
ccd46936
GN		 4179 param = ((u64)kvm_register_read(vcpu, VCPU_REGS_RDX) << 32) |
4180 (kvm_register_read(vcpu, VCPU_REGS_RAX) & 0xffffffff);
4181 ingpa = ((u64)kvm_register_read(vcpu, VCPU_REGS_RBX) << 32) |
4182 (kvm_register_read(vcpu, VCPU_REGS_RCX) & 0xffffffff);
4183 outgpa = ((u64)kvm_register_read(vcpu, VCPU_REGS_RDI) << 32) |
4184 (kvm_register_read(vcpu, VCPU_REGS_RSI) & 0xffffffff);
55cd8e5a
GN		 4185 }
4186#ifdef CONFIG_X86_64
4187 else {
4188 param = kvm_register_read(vcpu, VCPU_REGS_RCX);
4189 ingpa = kvm_register_read(vcpu, VCPU_REGS_RDX);
4190 outgpa = kvm_register_read(vcpu, VCPU_REGS_R8);
4191 }
4192#endif
4193
4194 code = param & 0xffff;
4195 fast = (param >> 16) & 0x1;
4196 rep_cnt = (param >> 32) & 0xfff;
4197 rep_idx = (param >> 48) & 0xfff;
4198
4199 trace_kvm_hv_hypercall(code, fast, rep_cnt, rep_idx, ingpa, outgpa);
4200
c25bc163
GN		 4201 switch (code) {
4202 case HV_X64_HV_NOTIFY_LONG_SPIN_WAIT:
4203 kvm_vcpu_on_spin(vcpu);
4204 break;
4205 default:
4206 res = HV_STATUS_INVALID_HYPERCALL_CODE;
4207 break;
4208 }
55cd8e5a
GN		 4209
4210 ret = res | (((u64)rep_done & 0xfff) << 32);
4211 if (longmode) {
4212 kvm_register_write(vcpu, VCPU_REGS_RAX, ret);
4213 } else {
4214 kvm_register_write(vcpu, VCPU_REGS_RDX, ret >> 32);
4215 kvm_register_write(vcpu, VCPU_REGS_RAX, ret & 0xffffffff);
4216 }
4217
4218 return 1;
4219}
4220
8776e519
HB		 4221int kvm_emulate_hypercall(struct kvm_vcpu *vcpu)
4222{
4223 unsigned long nr, a0, a1, a2, a3, ret;
2f333bcb 4224 int r = 1;
8776e519 4225
55cd8e5a
GN		 4226 if (kvm_hv_hypercall_enabled(vcpu->kvm))
4227 return kvm_hv_hypercall(vcpu);
4228
5fdbf976
MT		 4229 nr = kvm_register_read(vcpu, VCPU_REGS_RAX);
4230 a0 = kvm_register_read(vcpu, VCPU_REGS_RBX);
4231 a1 = kvm_register_read(vcpu, VCPU_REGS_RCX);
4232 a2 = kvm_register_read(vcpu, VCPU_REGS_RDX);
4233 a3 = kvm_register_read(vcpu, VCPU_REGS_RSI);
8776e519 4234
229456fc 4235 trace_kvm_hypercall(nr, a0, a1, a2, a3);
2714d1d3 4236
8776e519
HB		 4237 if (!is_long_mode(vcpu)) {
4238 nr &= 0xFFFFFFFF;
4239 a0 &= 0xFFFFFFFF;
4240 a1 &= 0xFFFFFFFF;
4241 a2 &= 0xFFFFFFFF;
4242 a3 &= 0xFFFFFFFF;
4243 }
4244
07708c4a
JK		 4245 if (kvm_x86_ops->get_cpl(vcpu) != 0) {
4246 ret = -KVM_EPERM;
4247 goto out;
4248 }
4249
8776e519 4250 switch (nr) {
b93463aa
AK		 4251 case KVM_HC_VAPIC_POLL_IRQ:
4252 ret = 0;
4253 break;
2f333bcb
MT		 4254 case KVM_HC_MMU_OP:
4255 r = kvm_pv_mmu_op(vcpu, a0, hc_gpa(vcpu, a1, a2), &ret);
4256 break;
8776e519
HB		 4257 default:
4258 ret = -KVM_ENOSYS;
4259 break;
4260 }
07708c4a 4261out:
5fdbf976 4262 kvm_register_write(vcpu, VCPU_REGS_RAX, ret);
f11c3a8d 4263 ++vcpu->stat.hypercalls;
2f333bcb 4264 return r;
8776e519
HB		 4265}
4266EXPORT_SYMBOL_GPL(kvm_emulate_hypercall);
4267
4268int kvm_fix_hypercall(struct kvm_vcpu *vcpu)
4269{
4270 char instruction[3];
5fdbf976 4271 unsigned long rip = kvm_rip_read(vcpu);
8776e519 4272
8776e519
HB		 4273 /*
4274 * Blow out the MMU to ensure that no other VCPU has an active mapping
4275 * to ensure that the updated hypercall appears atomically across all
4276 * VCPUs.
4277 */
4278 kvm_mmu_zap_all(vcpu->kvm);
4279
8776e519 4280 kvm_x86_ops->patch_hypercall(vcpu, instruction);
8776e519 4281
7edcface 4282 return emulator_write_emulated(rip, instruction, 3, vcpu);
8776e519
HB		 4283}
4284
8776e519
HB		 4285void realmode_lgdt(struct kvm_vcpu *vcpu, u16 limit, unsigned long base)
4286{
89a27f4d 4287 struct desc_ptr dt = { limit, base };
8776e519
HB		 4288
4289 kvm_x86_ops->set_gdt(vcpu, &dt);
4290}
4291
4292void realmode_lidt(struct kvm_vcpu *vcpu, u16 limit, unsigned long base)
4293{
89a27f4d 4294 struct desc_ptr dt = { limit, base };
8776e519
HB		 4295
4296 kvm_x86_ops->set_idt(vcpu, &dt);
4297}
4298
07716717
DK		 4299static int move_to_next_stateful_cpuid_entry(struct kvm_vcpu *vcpu, int i)
4300{
ad312c7c
ZX		 4301 struct kvm_cpuid_entry2 *e = &vcpu->arch.cpuid_entries[i];
4302 int j, nent = vcpu->arch.cpuid_nent;
07716717
DK		 4303
4304 e->flags &= ~KVM_CPUID_FLAG_STATE_READ_NEXT;
4305 /* when no next entry is found, the current entry[i] is reselected */
0fdf8e59 4306 for (j = i + 1; ; j = (j + 1) % nent) {
ad312c7c 4307 struct kvm_cpuid_entry2 *ej = &vcpu->arch.cpuid_entries[j];
07716717
DK		 4308 if (ej->function == e->function) {
4309 ej->flags |= KVM_CPUID_FLAG_STATE_READ_NEXT;
4310 return j;
4311 }
4312 }
4313 return 0; /* silence gcc, even though control never reaches here */
4314}
4315
4316/* find an entry with matching function, matching index (if needed), and that
4317 * should be read next (if it's stateful) */
4318static int is_matching_cpuid_entry(struct kvm_cpuid_entry2 *e,
4319 u32 function, u32 index)
4320{
4321 if (e->function != function)
4322 return 0;
4323 if ((e->flags & KVM_CPUID_FLAG_SIGNIFCANT_INDEX) && e->index != index)
4324 return 0;
4325 if ((e->flags & KVM_CPUID_FLAG_STATEFUL_FUNC) &&
19355475 4326 !(e->flags & KVM_CPUID_FLAG_STATE_READ_NEXT))
07716717
DK		 4327 return 0;
4328 return 1;
4329}
4330
d8017474
AG		 4331struct kvm_cpuid_entry2 *kvm_find_cpuid_entry(struct kvm_vcpu *vcpu,
4332 u32 function, u32 index)
8776e519
HB		 4333{
4334 int i;
d8017474 4335 struct kvm_cpuid_entry2 *best = NULL;
8776e519 4336
ad312c7c 4337 for (i = 0; i < vcpu->arch.cpuid_nent; ++i) {
d8017474
AG		 4338 struct kvm_cpuid_entry2 *e;
4339
ad312c7c 4340 e = &vcpu->arch.cpuid_entries[i];
07716717
DK		 4341 if (is_matching_cpuid_entry(e, function, index)) {
4342 if (e->flags & KVM_CPUID_FLAG_STATEFUL_FUNC)
4343 move_to_next_stateful_cpuid_entry(vcpu, i);
8776e519
HB		 4344 best = e;
4345 break;
4346 }
4347 /*
4348 * Both basic or both extended?
4349 */
4350 if (((e->function ^ function) & 0x80000000) == 0)
4351 if (!best || e->function > best->function)
4352 best = e;
4353 }
d8017474
AG		 4354 return best;
4355}
0e851880 4356EXPORT_SYMBOL_GPL(kvm_find_cpuid_entry);
d8017474 4357
82725b20
DE		 4358int cpuid_maxphyaddr(struct kvm_vcpu *vcpu)
4359{
4360 struct kvm_cpuid_entry2 *best;
4361
f7a71197
AK		 4362 best = kvm_find_cpuid_entry(vcpu, 0x80000000, 0);
4363 if (!best || best->eax < 0x80000008)
4364 goto not_found;
82725b20
DE		 4365 best = kvm_find_cpuid_entry(vcpu, 0x80000008, 0);
4366 if (best)
4367 return best->eax & 0xff;
f7a71197 4368not_found:
82725b20
DE		 4369 return 36;
4370}
4371
d8017474
AG		 4372void kvm_emulate_cpuid(struct kvm_vcpu *vcpu)
4373{
4374 u32 function, index;
4375 struct kvm_cpuid_entry2 *best;
4376
4377 function = kvm_register_read(vcpu, VCPU_REGS_RAX);
4378 index = kvm_register_read(vcpu, VCPU_REGS_RCX);
4379 kvm_register_write(vcpu, VCPU_REGS_RAX, 0);
4380 kvm_register_write(vcpu, VCPU_REGS_RBX, 0);
4381 kvm_register_write(vcpu, VCPU_REGS_RCX, 0);
4382 kvm_register_write(vcpu, VCPU_REGS_RDX, 0);
4383 best = kvm_find_cpuid_entry(vcpu, function, index);
8776e519 4384 if (best) {
5fdbf976
MT		 4385 kvm_register_write(vcpu, VCPU_REGS_RAX, best->eax);
4386 kvm_register_write(vcpu, VCPU_REGS_RBX, best->ebx);
4387 kvm_register_write(vcpu, VCPU_REGS_RCX, best->ecx);
4388 kvm_register_write(vcpu, VCPU_REGS_RDX, best->edx);
8776e519 4389 }
8776e519 4390 kvm_x86_ops->skip_emulated_instruction(vcpu);
229456fc
MT		 4391 trace_kvm_cpuid(function,
4392 kvm_register_read(vcpu, VCPU_REGS_RAX),
4393 kvm_register_read(vcpu, VCPU_REGS_RBX),
4394 kvm_register_read(vcpu, VCPU_REGS_RCX),
4395 kvm_register_read(vcpu, VCPU_REGS_RDX));
8776e519
HB		 4396}
4397EXPORT_SYMBOL_GPL(kvm_emulate_cpuid);
d0752060 4398
b6c7a5dc
HB		 4399/*
4400 * Check if userspace requested an interrupt window, and that the
4401 * interrupt window is open.
4402 *
4403 * No need to exit to userspace if we already have an interrupt queued.
4404 */
851ba692 4405static int dm_request_for_irq_injection(struct kvm_vcpu *vcpu)
b6c7a5dc 4406{
8061823a 4407 return (!irqchip_in_kernel(vcpu->kvm) && !kvm_cpu_has_interrupt(vcpu) &&
851ba692 4408 vcpu->run->request_interrupt_window &&
5df56646 4409 kvm_arch_interrupt_allowed(vcpu));
b6c7a5dc
HB		 4410}
4411
851ba692 4412static void post_kvm_run_save(struct kvm_vcpu *vcpu)
b6c7a5dc 4413{
851ba692
AK		 4414 struct kvm_run *kvm_run = vcpu->run;
4415
91586a3b 4416 kvm_run->if_flag = (kvm_get_rflags(vcpu) & X86_EFLAGS_IF) != 0;
2d3ad1f4 4417 kvm_run->cr8 = kvm_get_cr8(vcpu);
b6c7a5dc 4418 kvm_run->apic_base = kvm_get_apic_base(vcpu);
4531220b 4419 if (irqchip_in_kernel(vcpu->kvm))
b6c7a5dc 4420 kvm_run->ready_for_interrupt_injection = 1;
4531220b 4421 else
b6c7a5dc 4422 kvm_run->ready_for_interrupt_injection =
fa9726b0
GN		 4423 kvm_arch_interrupt_allowed(vcpu) &&
4424 !kvm_cpu_has_interrupt(vcpu) &&
4425 !kvm_event_needs_reinjection(vcpu);
b6c7a5dc
HB		 4426}
4427
b93463aa
AK		 4428static void vapic_enter(struct kvm_vcpu *vcpu)
4429{
4430 struct kvm_lapic *apic = vcpu->arch.apic;
4431 struct page *page;
4432
4433 if (!apic || !apic->vapic_addr)
4434 return;
4435
4436 page = gfn_to_page(vcpu->kvm, apic->vapic_addr >> PAGE_SHIFT);
72dc67a6
IE		 4437
4438 vcpu->arch.apic->vapic_page = page;
b93463aa
AK		 4439}
4440
4441static void vapic_exit(struct kvm_vcpu *vcpu)
4442{
4443 struct kvm_lapic *apic = vcpu->arch.apic;
f656ce01 4444 int idx;
b93463aa
AK		 4445
4446 if (!apic || !apic->vapic_addr)
4447 return;
4448
f656ce01 4449 idx = srcu_read_lock(&vcpu->kvm->srcu);
b93463aa
AK		 4450 kvm_release_page_dirty(apic->vapic_page);
4451 mark_page_dirty(vcpu->kvm, apic->vapic_addr >> PAGE_SHIFT);
f656ce01 4452 srcu_read_unlock(&vcpu->kvm->srcu, idx);
b93463aa
AK		 4453}
4454
95ba8273
GN		 4455static void update_cr8_intercept(struct kvm_vcpu *vcpu)
4456{
4457 int max_irr, tpr;
4458
4459 if (!kvm_x86_ops->update_cr8_intercept)
4460 return;
4461
88c808fd
AK		 4462 if (!vcpu->arch.apic)
4463 return;
4464
8db3baa2
GN		 4465 if (!vcpu->arch.apic->vapic_addr)
4466 max_irr = kvm_lapic_find_highest_irr(vcpu);
4467 else
4468 max_irr = -1;
95ba8273
GN		 4469
4470 if (max_irr != -1)
4471 max_irr >>= 4;
4472
4473 tpr = kvm_lapic_get_cr8(vcpu);
4474
4475 kvm_x86_ops->update_cr8_intercept(vcpu, tpr, max_irr);
4476}
4477
851ba692 4478static void inject_pending_event(struct kvm_vcpu *vcpu)
95ba8273
GN		 4479{
4480 /* try to reinject previous events if any */
b59bb7bd 4481 if (vcpu->arch.exception.pending) {
5c1c85d0
AK		 4482 trace_kvm_inj_exception(vcpu->arch.exception.nr,
4483 vcpu->arch.exception.has_error_code,
4484 vcpu->arch.exception.error_code);
b59bb7bd
GN		 4485 kvm_x86_ops->queue_exception(vcpu, vcpu->arch.exception.nr,
4486 vcpu->arch.exception.has_error_code,
ce7ddec4
JR		 4487 vcpu->arch.exception.error_code,
4488 vcpu->arch.exception.reinject);
b59bb7bd
GN		 4489 return;
4490 }
4491
95ba8273
GN		 4492 if (vcpu->arch.nmi_injected) {
4493 kvm_x86_ops->set_nmi(vcpu);
4494 return;
4495 }
4496
4497 if (vcpu->arch.interrupt.pending) {
66fd3f7f 4498 kvm_x86_ops->set_irq(vcpu);
95ba8273
GN		 4499 return;
4500 }
4501
4502 /* try to inject new event if pending */
4503 if (vcpu->arch.nmi_pending) {
4504 if (kvm_x86_ops->nmi_allowed(vcpu)) {
4505 vcpu->arch.nmi_pending = false;
4506 vcpu->arch.nmi_injected = true;
4507 kvm_x86_ops->set_nmi(vcpu);
4508 }
4509 } else if (kvm_cpu_has_interrupt(vcpu)) {
4510 if (kvm_x86_ops->interrupt_allowed(vcpu)) {
66fd3f7f
GN		 4511 kvm_queue_interrupt(vcpu, kvm_cpu_get_interrupt(vcpu),
4512 false);
4513 kvm_x86_ops->set_irq(vcpu);
95ba8273
GN		 4514 }
4515 }
4516}
4517
851ba692 4518static int vcpu_enter_guest(struct kvm_vcpu *vcpu)
b6c7a5dc
HB		 4519{
4520 int r;
6a8b1d13 4521 bool req_int_win = !irqchip_in_kernel(vcpu->kvm) &&
851ba692 4522 vcpu->run->request_interrupt_window;
b6c7a5dc 4523
2e53d63a
MT		 4524 if (vcpu->requests)
4525 if (test_and_clear_bit(KVM_REQ_MMU_RELOAD, &vcpu->requests))
4526 kvm_mmu_unload(vcpu);
4527
b6c7a5dc
HB		 4528 r = kvm_mmu_reload(vcpu);
4529 if (unlikely(r))
4530 goto out;
4531
2f52d58c
AK		 4532 if (vcpu->requests) {
4533 if (test_and_clear_bit(KVM_REQ_MIGRATE_TIMER, &vcpu->requests))
2f599714 4534 __kvm_migrate_timers(vcpu);
c8076604
GH		 4535 if (test_and_clear_bit(KVM_REQ_KVMCLOCK_UPDATE, &vcpu->requests))
4536 kvm_write_guest_time(vcpu);
4731d4c7
MT		 4537 if (test_and_clear_bit(KVM_REQ_MMU_SYNC, &vcpu->requests))
4538 kvm_mmu_sync_roots(vcpu);
d4acf7e7
MT		 4539 if (test_and_clear_bit(KVM_REQ_TLB_FLUSH, &vcpu->requests))
4540 kvm_x86_ops->tlb_flush(vcpu);
b93463aa
AK		 4541 if (test_and_clear_bit(KVM_REQ_REPORT_TPR_ACCESS,
4542 &vcpu->requests)) {
851ba692 4543 vcpu->run->exit_reason = KVM_EXIT_TPR_ACCESS;
b93463aa
AK		 4544 r = 0;
4545 goto out;
4546 }
71c4dfaf 4547 if (test_and_clear_bit(KVM_REQ_TRIPLE_FAULT, &vcpu->requests)) {
851ba692 4548 vcpu->run->exit_reason = KVM_EXIT_SHUTDOWN;
71c4dfaf
JR		 4549 r = 0;
4550 goto out;
4551 }
02daab21
AK		 4552 if (test_and_clear_bit(KVM_REQ_DEACTIVATE_FPU, &vcpu->requests)) {
4553 vcpu->fpu_active = 0;
4554 kvm_x86_ops->fpu_deactivate(vcpu);
4555 }
2f52d58c 4556 }
b93463aa 4557
b6c7a5dc
HB		 4558 preempt_disable();
4559
4560 kvm_x86_ops->prepare_guest_switch(vcpu);
2608d7a1
AK		 4561 if (vcpu->fpu_active)
4562 kvm_load_guest_fpu(vcpu);
b6c7a5dc
HB		 4563
4564 local_irq_disable();
4565
32f88400
MT		 4566 clear_bit(KVM_REQ_KICK, &vcpu->requests);
4567 smp_mb__after_clear_bit();
4568
d7690175 4569 if (vcpu->requests || need_resched() || signal_pending(current)) {
c7f0f24b 4570 set_bit(KVM_REQ_KICK, &vcpu->requests);
6c142801
AK		 4571 local_irq_enable();
4572 preempt_enable();
4573 r = 1;
4574 goto out;
4575 }
4576
851ba692 4577 inject_pending_event(vcpu);
b6c7a5dc 4578
6a8b1d13
GN		 4579 /* enable NMI/IRQ window open exits if needed */
4580 if (vcpu->arch.nmi_pending)
4581 kvm_x86_ops->enable_nmi_window(vcpu);
4582 else if (kvm_cpu_has_interrupt(vcpu) || req_int_win)
4583 kvm_x86_ops->enable_irq_window(vcpu);
4584
95ba8273 4585 if (kvm_lapic_enabled(vcpu)) {
8db3baa2
GN		 4586 update_cr8_intercept(vcpu);
4587 kvm_lapic_sync_to_vapic(vcpu);
95ba8273 4588 }
b93463aa 4589
f656ce01 4590 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
3200f405 4591
b6c7a5dc
HB		 4592 kvm_guest_enter();
4593
42dbaa5a 4594 if (unlikely(vcpu->arch.switch_db_regs)) {
42dbaa5a
JK		 4595 set_debugreg(0, 7);
4596 set_debugreg(vcpu->arch.eff_db[0], 0);
4597 set_debugreg(vcpu->arch.eff_db[1], 1);
4598 set_debugreg(vcpu->arch.eff_db[2], 2);
4599 set_debugreg(vcpu->arch.eff_db[3], 3);
4600 }
b6c7a5dc 4601
229456fc 4602 trace_kvm_entry(vcpu->vcpu_id);
851ba692 4603 kvm_x86_ops->run(vcpu);
b6c7a5dc 4604
24f1e32c
FW		 4605 /*
4606 * If the guest has used debug registers, at least dr7
4607 * will be disabled while returning to the host.
4608 * If we don't have active breakpoints in the host, we don't
4609 * care about the messed up debug address registers. But if
4610 * we have some of them active, restore the old state.
4611 */
59d8eb53 4612 if (hw_breakpoint_active())
24f1e32c 4613 hw_breakpoint_restore();
42dbaa5a 4614
32f88400 4615 set_bit(KVM_REQ_KICK, &vcpu->requests);
b6c7a5dc
HB		 4616 local_irq_enable();
4617
4618 ++vcpu->stat.exits;
4619
4620 /*
4621 * We must have an instruction between local_irq_enable() and
4622 * kvm_guest_exit(), so the timer interrupt isn't delayed by
4623 * the interrupt shadow. The stat.exits increment will do nicely.
4624 * But we need to prevent reordering, hence this barrier():
4625 */
4626 barrier();
4627
4628 kvm_guest_exit();
4629
4630 preempt_enable();
4631
f656ce01 4632 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
3200f405 4633
b6c7a5dc
HB		 4634 /*
4635 * Profile KVM exit RIPs:
4636 */
4637 if (unlikely(prof_on == KVM_PROFILING)) {
5fdbf976
MT		 4638 unsigned long rip = kvm_rip_read(vcpu);
4639 profile_hit(KVM_PROFILING, (void *)rip);
b6c7a5dc
HB		 4640 }
4641
298101da 4642
b93463aa
AK		 4643 kvm_lapic_sync_from_vapic(vcpu);
4644
851ba692 4645 r = kvm_x86_ops->handle_exit(vcpu);
d7690175
MT		 4646out:
4647 return r;
4648}
b6c7a5dc 4649
09cec754 4650
851ba692 4651static int __vcpu_run(struct kvm_vcpu *vcpu)
d7690175
MT		 4652{
4653 int r;
f656ce01 4654 struct kvm *kvm = vcpu->kvm;
d7690175
MT		 4655
4656 if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_SIPI_RECEIVED)) {
1b10bf31
JK		 4657 pr_debug("vcpu %d received sipi with vector # %x\n",
4658 vcpu->vcpu_id, vcpu->arch.sipi_vector);
d7690175 4659 kvm_lapic_reset(vcpu);
5f179287 4660 r = kvm_arch_vcpu_reset(vcpu);
d7690175
MT		 4661 if (r)
4662 return r;
4663 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
b6c7a5dc
HB		 4664 }
4665
f656ce01 4666 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175
MT		 4667 vapic_enter(vcpu);
4668
4669 r = 1;
4670 while (r > 0) {
af2152f5 4671 if (vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE)
851ba692 4672 r = vcpu_enter_guest(vcpu);
d7690175 4673 else {
f656ce01 4674 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
d7690175 4675 kvm_vcpu_block(vcpu);
f656ce01 4676 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175 4677 if (test_and_clear_bit(KVM_REQ_UNHALT, &vcpu->requests))
09cec754
GN		 4678 {
4679 switch(vcpu->arch.mp_state) {
4680 case KVM_MP_STATE_HALTED:
d7690175 4681 vcpu->arch.mp_state =
09cec754
GN		 4682 KVM_MP_STATE_RUNNABLE;
4683 case KVM_MP_STATE_RUNNABLE:
4684 break;
4685 case KVM_MP_STATE_SIPI_RECEIVED:
4686 default:
4687 r = -EINTR;
4688 break;
4689 }
4690 }
d7690175
MT		 4691 }
4692
09cec754
GN		 4693 if (r <= 0)
4694 break;
4695
4696 clear_bit(KVM_REQ_PENDING_TIMER, &vcpu->requests);
4697 if (kvm_cpu_has_pending_timer(vcpu))
4698 kvm_inject_pending_timer_irqs(vcpu);
4699
851ba692 4700 if (dm_request_for_irq_injection(vcpu)) {
09cec754 4701 r = -EINTR;
851ba692 4702 vcpu->run->exit_reason = KVM_EXIT_INTR;
09cec754
GN		 4703 ++vcpu->stat.request_irq_exits;
4704 }
4705 if (signal_pending(current)) {
4706 r = -EINTR;
851ba692 4707 vcpu->run->exit_reason = KVM_EXIT_INTR;
09cec754
GN		 4708 ++vcpu->stat.signal_exits;
4709 }
4710 if (need_resched()) {
f656ce01 4711 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
09cec754 4712 kvm_resched(vcpu);
f656ce01 4713 vcpu->srcu_idx = srcu_read_lock(&kvm->srcu);
d7690175 4714 }
b6c7a5dc
HB		 4715 }
4716
f656ce01 4717 srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx);
b6c7a5dc 4718
b93463aa
AK		 4719 vapic_exit(vcpu);
4720
b6c7a5dc
HB		 4721 return r;
4722}
4723
4724int kvm_arch_vcpu_ioctl_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
4725{
4726 int r;
4727 sigset_t sigsaved;
4728
4729 vcpu_load(vcpu);
4730
ac9f6dc0
AK		 4731 if (vcpu->sigset_active)
4732 sigprocmask(SIG_SETMASK, &vcpu->sigset, &sigsaved);
4733
a4535290 4734 if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_UNINITIALIZED)) {
b6c7a5dc 4735 kvm_vcpu_block(vcpu);
d7690175 4736 clear_bit(KVM_REQ_UNHALT, &vcpu->requests);
ac9f6dc0
AK		 4737 r = -EAGAIN;
4738 goto out;
b6c7a5dc
HB		 4739 }
4740
b6c7a5dc
HB		 4741 /* re-sync apic's tpr */
4742 if (!irqchip_in_kernel(vcpu->kvm))
2d3ad1f4 4743 kvm_set_cr8(vcpu, kvm_run->cr8);
b6c7a5dc 4744
92bf9748
GN		 4745 if (vcpu->arch.pio.count || vcpu->mmio_needed ||
4746 vcpu->arch.emulate_ctxt.restart) {
4747 if (vcpu->mmio_needed) {
4748 memcpy(vcpu->mmio_data, kvm_run->mmio.data, 8);
4749 vcpu->mmio_read_completed = 1;
4750 vcpu->mmio_needed = 0;
b6c7a5dc 4751 }
f656ce01 4752 vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
5cd21917 4753 r = emulate_instruction(vcpu, 0, 0, EMULTYPE_NO_DECODE);
f656ce01 4754 srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx);
b6c7a5dc 4755 if (r == EMULATE_DO_MMIO) {
b6c7a5dc
HB		 4756 r = 0;
4757 goto out;
4758 }
4759 }
5fdbf976
MT		 4760 if (kvm_run->exit_reason == KVM_EXIT_HYPERCALL)
4761 kvm_register_write(vcpu, VCPU_REGS_RAX,
4762 kvm_run->hypercall.ret);
b6c7a5dc 4763
851ba692 4764 r = __vcpu_run(vcpu);
b6c7a5dc
HB		 4765
4766out:
f1d86e46 4767 post_kvm_run_save(vcpu);
b6c7a5dc
HB		 4768 if (vcpu->sigset_active)
4769 sigprocmask(SIG_SETMASK, &sigsaved, NULL);
4770
4771 vcpu_put(vcpu);
4772 return r;
4773}
4774
4775int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
4776{
4777 vcpu_load(vcpu);
4778
5fdbf976
MT		 4779 regs->rax = kvm_register_read(vcpu, VCPU_REGS_RAX);
4780 regs->rbx = kvm_register_read(vcpu, VCPU_REGS_RBX);
4781 regs->rcx = kvm_register_read(vcpu, VCPU_REGS_RCX);
4782 regs->rdx = kvm_register_read(vcpu, VCPU_REGS_RDX);
4783 regs->rsi = kvm_register_read(vcpu, VCPU_REGS_RSI);
4784 regs->rdi = kvm_register_read(vcpu, VCPU_REGS_RDI);
4785 regs->rsp = kvm_register_read(vcpu, VCPU_REGS_RSP);
4786 regs->rbp = kvm_register_read(vcpu, VCPU_REGS_RBP);
b6c7a5dc 4787#ifdef CONFIG_X86_64
5fdbf976
MT		 4788 regs->r8 = kvm_register_read(vcpu, VCPU_REGS_R8);
4789 regs->r9 = kvm_register_read(vcpu, VCPU_REGS_R9);
4790 regs->r10 = kvm_register_read(vcpu, VCPU_REGS_R10);
4791 regs->r11 = kvm_register_read(vcpu, VCPU_REGS_R11);
4792 regs->r12 = kvm_register_read(vcpu, VCPU_REGS_R12);
4793 regs->r13 = kvm_register_read(vcpu, VCPU_REGS_R13);
4794 regs->r14 = kvm_register_read(vcpu, VCPU_REGS_R14);
4795 regs->r15 = kvm_register_read(vcpu, VCPU_REGS_R15);
b6c7a5dc
HB		 4796#endif
4797
5fdbf976 4798 regs->rip = kvm_rip_read(vcpu);
91586a3b 4799 regs->rflags = kvm_get_rflags(vcpu);
b6c7a5dc
HB		 4800
4801 vcpu_put(vcpu);
4802
4803 return 0;
4804}
4805
4806int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
4807{
4808 vcpu_load(vcpu);
4809
5fdbf976
MT		 4810 kvm_register_write(vcpu, VCPU_REGS_RAX, regs->rax);
4811 kvm_register_write(vcpu, VCPU_REGS_RBX, regs->rbx);
4812 kvm_register_write(vcpu, VCPU_REGS_RCX, regs->rcx);
4813 kvm_register_write(vcpu, VCPU_REGS_RDX, regs->rdx);
4814 kvm_register_write(vcpu, VCPU_REGS_RSI, regs->rsi);
4815 kvm_register_write(vcpu, VCPU_REGS_RDI, regs->rdi);
4816 kvm_register_write(vcpu, VCPU_REGS_RSP, regs->rsp);
4817 kvm_register_write(vcpu, VCPU_REGS_RBP, regs->rbp);
b6c7a5dc 4818#ifdef CONFIG_X86_64
5fdbf976
MT		 4819 kvm_register_write(vcpu, VCPU_REGS_R8, regs->r8);
4820 kvm_register_write(vcpu, VCPU_REGS_R9, regs->r9);
4821 kvm_register_write(vcpu, VCPU_REGS_R10, regs->r10);
4822 kvm_register_write(vcpu, VCPU_REGS_R11, regs->r11);
4823 kvm_register_write(vcpu, VCPU_REGS_R12, regs->r12);
4824 kvm_register_write(vcpu, VCPU_REGS_R13, regs->r13);
4825 kvm_register_write(vcpu, VCPU_REGS_R14, regs->r14);
4826 kvm_register_write(vcpu, VCPU_REGS_R15, regs->r15);
b6c7a5dc
HB		 4827#endif
4828
5fdbf976 4829 kvm_rip_write(vcpu, regs->rip);
91586a3b 4830 kvm_set_rflags(vcpu, regs->rflags);
b6c7a5dc 4831
b4f14abd
JK		 4832 vcpu->arch.exception.pending = false;
4833
b6c7a5dc
HB		 4834 vcpu_put(vcpu);
4835
4836 return 0;
4837}
4838
b6c7a5dc
HB		 4839void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
4840{
4841 struct kvm_segment cs;
4842
3e6e0aab 4843 kvm_get_segment(vcpu, &cs, VCPU_SREG_CS);
b6c7a5dc
HB		 4844 *db = cs.db;
4845 *l = cs.l;
4846}
4847EXPORT_SYMBOL_GPL(kvm_get_cs_db_l_bits);
4848
4849int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu,
4850 struct kvm_sregs *sregs)
4851{
89a27f4d 4852 struct desc_ptr dt;
b6c7a5dc
HB		 4853
4854 vcpu_load(vcpu);
4855
3e6e0aab
GT		 4856 kvm_get_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
4857 kvm_get_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
4858 kvm_get_segment(vcpu, &sregs->es, VCPU_SREG_ES);
4859 kvm_get_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
4860 kvm_get_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
4861 kvm_get_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 4862
3e6e0aab
GT		 4863 kvm_get_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
4864 kvm_get_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc
HB		 4865
4866 kvm_x86_ops->get_idt(vcpu, &dt);
89a27f4d
GN		 4867 sregs->idt.limit = dt.size;
4868 sregs->idt.base = dt.address;
b6c7a5dc 4869 kvm_x86_ops->get_gdt(vcpu, &dt);
89a27f4d
GN		 4870 sregs->gdt.limit = dt.size;
4871 sregs->gdt.base = dt.address;
b6c7a5dc 4872
4d4ec087 4873 sregs->cr0 = kvm_read_cr0(vcpu);
ad312c7c
ZX		 4874 sregs->cr2 = vcpu->arch.cr2;
4875 sregs->cr3 = vcpu->arch.cr3;
fc78f519 4876 sregs->cr4 = kvm_read_cr4(vcpu);
2d3ad1f4 4877 sregs->cr8 = kvm_get_cr8(vcpu);
f6801dff 4878 sregs->efer = vcpu->arch.efer;
b6c7a5dc
HB		 4879 sregs->apic_base = kvm_get_apic_base(vcpu);
4880
923c61bb 4881 memset(sregs->interrupt_bitmap, 0, sizeof sregs->interrupt_bitmap);
b6c7a5dc 4882
36752c9b 4883 if (vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft)
14d0bc1f
GN		 4884 set_bit(vcpu->arch.interrupt.nr,
4885 (unsigned long *)sregs->interrupt_bitmap);
16d7a191 4886
b6c7a5dc
HB		 4887 vcpu_put(vcpu);
4888
4889 return 0;
4890}
4891
62d9f0db
MT		 4892int kvm_arch_vcpu_ioctl_get_mpstate(struct kvm_vcpu *vcpu,
4893 struct kvm_mp_state *mp_state)
4894{
4895 vcpu_load(vcpu);
4896 mp_state->mp_state = vcpu->arch.mp_state;
4897 vcpu_put(vcpu);
4898 return 0;
4899}
4900
4901int kvm_arch_vcpu_ioctl_set_mpstate(struct kvm_vcpu *vcpu,
4902 struct kvm_mp_state *mp_state)
4903{
4904 vcpu_load(vcpu);
4905 vcpu->arch.mp_state = mp_state->mp_state;
4906 vcpu_put(vcpu);
4907 return 0;
4908}
4909
e269fb21
JK		 4910int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int reason,
4911 bool has_error_code, u32 error_code)
b6c7a5dc 4912{
ceffb459
GN		 4913 int cs_db, cs_l, ret;
4914 cache_all_regs(vcpu);
37817f29 4915
ceffb459 4916 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
e01c2426 4917
ceffb459
GN		 4918 vcpu->arch.emulate_ctxt.vcpu = vcpu;
4919 vcpu->arch.emulate_ctxt.eflags = kvm_x86_ops->get_rflags(vcpu);
4920 vcpu->arch.emulate_ctxt.eip = kvm_rip_read(vcpu);
4921 vcpu->arch.emulate_ctxt.mode =
4922 (!is_protmode(vcpu)) ? X86EMUL_MODE_REAL :
4923 (vcpu->arch.emulate_ctxt.eflags & X86_EFLAGS_VM)
4924 ? X86EMUL_MODE_VM86 : cs_l
4925 ? X86EMUL_MODE_PROT64 : cs_db
4926 ? X86EMUL_MODE_PROT32 : X86EMUL_MODE_PROT16;
c697518a 4927
ceffb459 4928 ret = emulator_task_switch(&vcpu->arch.emulate_ctxt, &emulate_ops,
e269fb21
JK		 4929 tss_selector, reason, has_error_code,
4930 error_code);
c697518a 4931
c697518a 4932 if (ret)
19d04437 4933 return EMULATE_FAIL;
37817f29 4934
19d04437
GN		 4935 kvm_x86_ops->set_rflags(vcpu, vcpu->arch.emulate_ctxt.eflags);
4936 return EMULATE_DONE;
37817f29
IE		 4937}
4938EXPORT_SYMBOL_GPL(kvm_task_switch);
4939
b6c7a5dc
HB		 4940int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu,
4941 struct kvm_sregs *sregs)
4942{
4943 int mmu_reset_needed = 0;
923c61bb 4944 int pending_vec, max_bits;
89a27f4d 4945 struct desc_ptr dt;
b6c7a5dc
HB		 4946
4947 vcpu_load(vcpu);
4948
89a27f4d
GN		 4949 dt.size = sregs->idt.limit;
4950 dt.address = sregs->idt.base;
b6c7a5dc 4951 kvm_x86_ops->set_idt(vcpu, &dt);
89a27f4d
GN		 4952 dt.size = sregs->gdt.limit;
4953 dt.address = sregs->gdt.base;
b6c7a5dc
HB		 4954 kvm_x86_ops->set_gdt(vcpu, &dt);
4955
ad312c7c
ZX		 4956 vcpu->arch.cr2 = sregs->cr2;
4957 mmu_reset_needed |= vcpu->arch.cr3 != sregs->cr3;
dc7e795e 4958 vcpu->arch.cr3 = sregs->cr3;
b6c7a5dc 4959
2d3ad1f4 4960 kvm_set_cr8(vcpu, sregs->cr8);
b6c7a5dc 4961
f6801dff 4962 mmu_reset_needed |= vcpu->arch.efer != sregs->efer;
b6c7a5dc 4963 kvm_x86_ops->set_efer(vcpu, sregs->efer);
b6c7a5dc
HB		 4964 kvm_set_apic_base(vcpu, sregs->apic_base);
4965
4d4ec087 4966 mmu_reset_needed |= kvm_read_cr0(vcpu) != sregs->cr0;
b6c7a5dc 4967 kvm_x86_ops->set_cr0(vcpu, sregs->cr0);
d7306163 4968 vcpu->arch.cr0 = sregs->cr0;
b6c7a5dc 4969
fc78f519 4970 mmu_reset_needed |= kvm_read_cr4(vcpu) != sregs->cr4;
b6c7a5dc 4971 kvm_x86_ops->set_cr4(vcpu, sregs->cr4);
7c93be44 4972 if (!is_long_mode(vcpu) && is_pae(vcpu)) {
ad312c7c 4973 load_pdptrs(vcpu, vcpu->arch.cr3);
7c93be44
MT		 4974 mmu_reset_needed = 1;
4975 }
b6c7a5dc
HB		 4976
4977 if (mmu_reset_needed)
4978 kvm_mmu_reset_context(vcpu);
4979
923c61bb
GN		 4980 max_bits = (sizeof sregs->interrupt_bitmap) << 3;
4981 pending_vec = find_first_bit(
4982 (const unsigned long *)sregs->interrupt_bitmap, max_bits);
4983 if (pending_vec < max_bits) {
66fd3f7f 4984 kvm_queue_interrupt(vcpu, pending_vec, false);
923c61bb
GN		 4985 pr_debug("Set back pending irq %d\n", pending_vec);
4986 if (irqchip_in_kernel(vcpu->kvm))
4987 kvm_pic_clear_isr_ack(vcpu->kvm);
b6c7a5dc
HB		 4988 }
4989
3e6e0aab
GT		 4990 kvm_set_segment(vcpu, &sregs->cs, VCPU_SREG_CS);
4991 kvm_set_segment(vcpu, &sregs->ds, VCPU_SREG_DS);
4992 kvm_set_segment(vcpu, &sregs->es, VCPU_SREG_ES);
4993 kvm_set_segment(vcpu, &sregs->fs, VCPU_SREG_FS);
4994 kvm_set_segment(vcpu, &sregs->gs, VCPU_SREG_GS);
4995 kvm_set_segment(vcpu, &sregs->ss, VCPU_SREG_SS);
b6c7a5dc 4996
3e6e0aab
GT		 4997 kvm_set_segment(vcpu, &sregs->tr, VCPU_SREG_TR);
4998 kvm_set_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR);
b6c7a5dc 4999
5f0269f5
ME		 5000 update_cr8_intercept(vcpu);
5001
9c3e4aab 5002 /* Older userspace won't unhalt the vcpu on reset. */
c5af89b6 5003 if (kvm_vcpu_is_bsp(vcpu) && kvm_rip_read(vcpu) == 0xfff0 &&
9c3e4aab 5004 sregs->cs.selector == 0xf000 && sregs->cs.base == 0xffff0000 &&
3eeb3288 5005 !is_protmode(vcpu))
9c3e4aab
MT		 5006 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
5007
b6c7a5dc
HB		 5008 vcpu_put(vcpu);
5009
5010 return 0;
5011}
5012
d0bfb940
JK		 5013int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu,
5014 struct kvm_guest_debug *dbg)
b6c7a5dc 5015{
355be0b9 5016 unsigned long rflags;
ae675ef0 5017 int i, r;
b6c7a5dc
HB		 5018
5019 vcpu_load(vcpu);
5020
4f926bf2
JK		 5021 if (dbg->control & (KVM_GUESTDBG_INJECT_DB | KVM_GUESTDBG_INJECT_BP)) {
5022 r = -EBUSY;
5023 if (vcpu->arch.exception.pending)
5024 goto unlock_out;
5025 if (dbg->control & KVM_GUESTDBG_INJECT_DB)
5026 kvm_queue_exception(vcpu, DB_VECTOR);
5027 else
5028 kvm_queue_exception(vcpu, BP_VECTOR);
5029 }
5030
91586a3b
JK		 5031 /*
5032 * Read rflags as long as potentially injected trace flags are still
5033 * filtered out.
5034 */
5035 rflags = kvm_get_rflags(vcpu);
355be0b9
JK		 5036
5037 vcpu->guest_debug = dbg->control;
5038 if (!(vcpu->guest_debug & KVM_GUESTDBG_ENABLE))
5039 vcpu->guest_debug = 0;
5040
5041 if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) {
ae675ef0
JK		 5042 for (i = 0; i < KVM_NR_DB_REGS; ++i)
5043 vcpu->arch.eff_db[i] = dbg->arch.debugreg[i];
5044 vcpu->arch.switch_db_regs =
5045 (dbg->arch.debugreg[7] & DR7_BP_EN_MASK);
5046 } else {
5047 for (i = 0; i < KVM_NR_DB_REGS; i++)
5048 vcpu->arch.eff_db[i] = vcpu->arch.db[i];
5049 vcpu->arch.switch_db_regs = (vcpu->arch.dr7 & DR7_BP_EN_MASK);
5050 }
5051
f92653ee
JK		 5052 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
5053 vcpu->arch.singlestep_rip = kvm_rip_read(vcpu) +
5054 get_segment_base(vcpu, VCPU_SREG_CS);
94fe45da 5055
91586a3b
JK		 5056 /*
5057 * Trigger an rflags update that will inject or remove the trace
5058 * flags.
5059 */
5060 kvm_set_rflags(vcpu, rflags);
b6c7a5dc 5061
355be0b9 5062 kvm_x86_ops->set_guest_debug(vcpu, dbg);
b6c7a5dc 5063
4f926bf2 5064 r = 0;
d0bfb940 5065
4f926bf2 5066unlock_out:
b6c7a5dc
HB		 5067 vcpu_put(vcpu);
5068
5069 return r;
5070}
5071
d0752060
HB		 5072/*
5073 * fxsave fpu state. Taken from x86_64/processor.h. To be killed when
5074 * we have asm/x86/processor.h
5075 */
5076struct fxsave {
5077 u16 cwd;
5078 u16 swd;
5079 u16 twd;
5080 u16 fop;
5081 u64 rip;
5082 u64 rdp;
5083 u32 mxcsr;
5084 u32 mxcsr_mask;
5085 u32 st_space[32]; /* 8*16 bytes for each FP-reg = 128 bytes */
5086#ifdef CONFIG_X86_64
5087 u32 xmm_space[64]; /* 16*16 bytes for each XMM-reg = 256 bytes */
5088#else
5089 u32 xmm_space[32]; /* 8*16 bytes for each XMM-reg = 128 bytes */
5090#endif
5091};
5092
8b006791
ZX		 5093/*
5094 * Translate a guest virtual address to a guest physical address.
5095 */
5096int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu,
5097 struct kvm_translation *tr)
5098{
5099 unsigned long vaddr = tr->linear_address;
5100 gpa_t gpa;
f656ce01 5101 int idx;
8b006791
ZX		 5102
5103 vcpu_load(vcpu);
f656ce01 5104 idx = srcu_read_lock(&vcpu->kvm->srcu);
1871c602 5105 gpa = kvm_mmu_gva_to_gpa_system(vcpu, vaddr, NULL);
f656ce01 5106 srcu_read_unlock(&vcpu->kvm->srcu, idx);
8b006791
ZX		 5107 tr->physical_address = gpa;
5108 tr->valid = gpa != UNMAPPED_GVA;
5109 tr->writeable = 1;
5110 tr->usermode = 0;
8b006791
ZX		 5111 vcpu_put(vcpu);
5112
5113 return 0;
5114}
5115
d0752060
HB		 5116int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
5117{
ad312c7c 5118 struct fxsave *fxsave = (struct fxsave *)&vcpu->arch.guest_fx_image;
d0752060
HB		 5119
5120 vcpu_load(vcpu);
5121
5122 memcpy(fpu->fpr, fxsave->st_space, 128);
5123 fpu->fcw = fxsave->cwd;
5124 fpu->fsw = fxsave->swd;
5125 fpu->ftwx = fxsave->twd;
5126 fpu->last_opcode = fxsave->fop;
5127 fpu->last_ip = fxsave->rip;
5128 fpu->last_dp = fxsave->rdp;
5129 memcpy(fpu->xmm, fxsave->xmm_space, sizeof fxsave->xmm_space);
5130
5131 vcpu_put(vcpu);
5132
5133 return 0;
5134}
5135
5136int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
5137{
ad312c7c 5138 struct fxsave *fxsave = (struct fxsave *)&vcpu->arch.guest_fx_image;
d0752060
HB		 5139
5140 vcpu_load(vcpu);
5141
5142 memcpy(fxsave->st_space, fpu->fpr, 128);
5143 fxsave->cwd = fpu->fcw;
5144 fxsave->swd = fpu->fsw;
5145 fxsave->twd = fpu->ftwx;
5146 fxsave->fop = fpu->last_opcode;
5147 fxsave->rip = fpu->last_ip;
5148 fxsave->rdp = fpu->last_dp;
5149 memcpy(fxsave->xmm_space, fpu->xmm, sizeof fxsave->xmm_space);
5150
5151 vcpu_put(vcpu);
5152
5153 return 0;
5154}
5155
5156void fx_init(struct kvm_vcpu *vcpu)
5157{
5158 unsigned after_mxcsr_mask;
5159
bc1a34f1
AA		 5160 /*
5161 * Touch the fpu the first time in non atomic context as if
5162 * this is the first fpu instruction the exception handler
5163 * will fire before the instruction returns and it'll have to
5164 * allocate ram with GFP_KERNEL.
5165 */
5166 if (!used_math())
d6e88aec 5167 kvm_fx_save(&vcpu->arch.host_fx_image);
bc1a34f1 5168
d0752060
HB		 5169 /* Initialize guest FPU by resetting ours and saving into guest's */
5170 preempt_disable();
d6e88aec
AK		 5171 kvm_fx_save(&vcpu->arch.host_fx_image);
5172 kvm_fx_finit();
5173 kvm_fx_save(&vcpu->arch.guest_fx_image);
5174 kvm_fx_restore(&vcpu->arch.host_fx_image);
d0752060
HB		 5175 preempt_enable();
5176
ad312c7c 5177 vcpu->arch.cr0 |= X86_CR0_ET;
d0752060 5178 after_mxcsr_mask = offsetof(struct i387_fxsave_struct, st_space);
ad312c7c
ZX		 5179 vcpu->arch.guest_fx_image.mxcsr = 0x1f80;
5180 memset((void *)&vcpu->arch.guest_fx_image + after_mxcsr_mask,
d0752060
HB		 5181 0, sizeof(struct i387_fxsave_struct) - after_mxcsr_mask);
5182}
5183EXPORT_SYMBOL_GPL(fx_init);
5184
5185void kvm_load_guest_fpu(struct kvm_vcpu *vcpu)
5186{
2608d7a1 5187 if (vcpu->guest_fpu_loaded)
d0752060
HB		 5188 return;
5189
5190 vcpu->guest_fpu_loaded = 1;
d6e88aec
AK		 5191 kvm_fx_save(&vcpu->arch.host_fx_image);
5192 kvm_fx_restore(&vcpu->arch.guest_fx_image);
0c04851c 5193 trace_kvm_fpu(1);
d0752060 5194}
d0752060
HB		 5195
5196void kvm_put_guest_fpu(struct kvm_vcpu *vcpu)
5197{
5198 if (!vcpu->guest_fpu_loaded)
5199 return;
5200
5201 vcpu->guest_fpu_loaded = 0;
d6e88aec
AK		 5202 kvm_fx_save(&vcpu->arch.guest_fx_image);
5203 kvm_fx_restore(&vcpu->arch.host_fx_image);
f096ed85 5204 ++vcpu->stat.fpu_reload;
02daab21 5205 set_bit(KVM_REQ_DEACTIVATE_FPU, &vcpu->requests);
0c04851c 5206 trace_kvm_fpu(0);
d0752060 5207}
e9b11c17
ZX		 5208
5209void kvm_arch_vcpu_free(struct kvm_vcpu *vcpu)
5210{
7f1ea208
JR		 5211 if (vcpu->arch.time_page) {
5212 kvm_release_page_dirty(vcpu->arch.time_page);
5213 vcpu->arch.time_page = NULL;
5214 }
5215
e9b11c17
ZX		 5216 kvm_x86_ops->vcpu_free(vcpu);
5217}
5218
5219struct kvm_vcpu *kvm_arch_vcpu_create(struct kvm *kvm,
5220 unsigned int id)
5221{
26e5215f
AK		 5222 return kvm_x86_ops->vcpu_create(kvm, id);
5223}
e9b11c17 5224
26e5215f
AK		 5225int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu)
5226{
5227 int r;
e9b11c17
ZX		 5228
5229 /* We do fxsave: this must be aligned. */
ad312c7c 5230 BUG_ON((unsigned long)&vcpu->arch.host_fx_image & 0xF);
e9b11c17 5231
0bed3b56 5232 vcpu->arch.mtrr_state.have_fixed = 1;
e9b11c17
ZX		 5233 vcpu_load(vcpu);
5234 r = kvm_arch_vcpu_reset(vcpu);
5235 if (r == 0)
5236 r = kvm_mmu_setup(vcpu);
5237 vcpu_put(vcpu);
5238 if (r < 0)
5239 goto free_vcpu;
5240
26e5215f 5241 return 0;
e9b11c17
ZX		 5242free_vcpu:
5243 kvm_x86_ops->vcpu_free(vcpu);
26e5215f 5244 return r;
e9b11c17
ZX		 5245}
5246
d40ccc62 5247void kvm_arch_vcpu_destroy(struct kvm_vcpu *vcpu)
e9b11c17
ZX		 5248{
5249 vcpu_load(vcpu);
5250 kvm_mmu_unload(vcpu);
5251 vcpu_put(vcpu);
5252
5253 kvm_x86_ops->vcpu_free(vcpu);
5254}
5255
5256int kvm_arch_vcpu_reset(struct kvm_vcpu *vcpu)
5257{
448fa4a9
JK		 5258 vcpu->arch.nmi_pending = false;
5259 vcpu->arch.nmi_injected = false;
5260
42dbaa5a
JK		 5261 vcpu->arch.switch_db_regs = 0;
5262 memset(vcpu->arch.db, 0, sizeof(vcpu->arch.db));
5263 vcpu->arch.dr6 = DR6_FIXED_1;
5264 vcpu->arch.dr7 = DR7_FIXED_1;
5265
e9b11c17
ZX		 5266 return kvm_x86_ops->vcpu_reset(vcpu);
5267}
5268
10474ae8 5269int kvm_arch_hardware_enable(void *garbage)
e9b11c17 5270{
0cca7907
ZA		 5271 /*
5272 * Since this may be called from a hotplug notifcation,
5273 * we can't get the CPU frequency directly.
5274 */
5275 if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) {
5276 int cpu = raw_smp_processor_id();
5277 per_cpu(cpu_tsc_khz, cpu) = 0;
5278 }
18863bdd
AK		 5279
5280 kvm_shared_msr_cpu_online();
5281
10474ae8 5282 return kvm_x86_ops->hardware_enable(garbage);
e9b11c17
ZX		 5283}
5284
5285void kvm_arch_hardware_disable(void *garbage)
5286{
5287 kvm_x86_ops->hardware_disable(garbage);
3548bab5 5288 drop_user_return_notifiers(garbage);
e9b11c17
ZX		 5289}
5290
5291int kvm_arch_hardware_setup(void)
5292{
5293 return kvm_x86_ops->hardware_setup();
5294}
5295
5296void kvm_arch_hardware_unsetup(void)
5297{
5298 kvm_x86_ops->hardware_unsetup();
5299}
5300
5301void kvm_arch_check_processor_compat(void *rtn)
5302{
5303 kvm_x86_ops->check_processor_compatibility(rtn);
5304}
5305
5306int kvm_arch_vcpu_init(struct kvm_vcpu *vcpu)
5307{
5308 struct page *page;
5309 struct kvm *kvm;
5310 int r;
5311
5312 BUG_ON(vcpu->kvm == NULL);
5313 kvm = vcpu->kvm;
5314
ad312c7c 5315 vcpu->arch.mmu.root_hpa = INVALID_PAGE;
c5af89b6 5316 if (!irqchip_in_kernel(kvm) || kvm_vcpu_is_bsp(vcpu))
a4535290 5317 vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE;
e9b11c17 5318 else
a4535290 5319 vcpu->arch.mp_state = KVM_MP_STATE_UNINITIALIZED;
e9b11c17
ZX		 5320
5321 page = alloc_page(GFP_KERNEL | __GFP_ZERO);
5322 if (!page) {
5323 r = -ENOMEM;
5324 goto fail;
5325 }
ad312c7c 5326 vcpu->arch.pio_data = page_address(page);
e9b11c17
ZX		 5327
5328 r = kvm_mmu_create(vcpu);
5329 if (r < 0)
5330 goto fail_free_pio_data;
5331
5332 if (irqchip_in_kernel(kvm)) {
5333 r = kvm_create_lapic(vcpu);
5334 if (r < 0)
5335 goto fail_mmu_destroy;
5336 }
5337
890ca9ae
HY		 5338 vcpu->arch.mce_banks = kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4,
5339 GFP_KERNEL);
5340 if (!vcpu->arch.mce_banks) {
5341 r = -ENOMEM;
443c39bc 5342 goto fail_free_lapic;
890ca9ae
HY		 5343 }
5344 vcpu->arch.mcg_cap = KVM_MAX_MCE_BANKS;
5345
e9b11c17 5346 return 0;
443c39bc
WY		 5347fail_free_lapic:
5348 kvm_free_lapic(vcpu);
e9b11c17
ZX		 5349fail_mmu_destroy:
5350 kvm_mmu_destroy(vcpu);
5351fail_free_pio_data:
ad312c7c 5352 free_page((unsigned long)vcpu->arch.pio_data);
e9b11c17
ZX		 5353fail:
5354 return r;
5355}
5356
5357void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu)
5358{
f656ce01
MT		 5359 int idx;
5360
36cb93fd 5361 kfree(vcpu->arch.mce_banks);
e9b11c17 5362 kvm_free_lapic(vcpu);
f656ce01 5363 idx = srcu_read_lock(&vcpu->kvm->srcu);
e9b11c17 5364 kvm_mmu_destroy(vcpu);
f656ce01 5365 srcu_read_unlock(&vcpu->kvm->srcu, idx);
ad312c7c 5366 free_page((unsigned long)vcpu->arch.pio_data);
e9b11c17 5367}
d19a9cd2
ZX		 5368
5369struct kvm *kvm_arch_create_vm(void)
5370{
5371 struct kvm *kvm = kzalloc(sizeof(struct kvm), GFP_KERNEL);
5372
5373 if (!kvm)
5374 return ERR_PTR(-ENOMEM);
5375
fef9cce0
MT		 5376 kvm->arch.aliases = kzalloc(sizeof(struct kvm_mem_aliases), GFP_KERNEL);
5377 if (!kvm->arch.aliases) {
5378 kfree(kvm);
5379 return ERR_PTR(-ENOMEM);
5380 }
5381
f05e70ac 5382 INIT_LIST_HEAD(&kvm->arch.active_mmu_pages);
4d5c5d0f 5383 INIT_LIST_HEAD(&kvm->arch.assigned_dev_head);
d19a9cd2 5384
5550af4d
SY		 5385 /* Reserve bit 0 of irq_sources_bitmap for userspace irq source */
5386 set_bit(KVM_USERSPACE_IRQ_SOURCE_ID, &kvm->arch.irq_sources_bitmap);
5387
53f658b3
MT		 5388 rdtscll(kvm->arch.vm_init_tsc);
5389
d19a9cd2
ZX		 5390 return kvm;
5391}
5392
5393static void kvm_unload_vcpu_mmu(struct kvm_vcpu *vcpu)
5394{
5395 vcpu_load(vcpu);
5396 kvm_mmu_unload(vcpu);
5397 vcpu_put(vcpu);
5398}
5399
5400static void kvm_free_vcpus(struct kvm *kvm)
5401{
5402 unsigned int i;
988a2cae 5403 struct kvm_vcpu *vcpu;
d19a9cd2
ZX		 5404
5405 /*
5406 * Unpin any mmu pages first.
5407 */
988a2cae
GN		 5408 kvm_for_each_vcpu(i, vcpu, kvm)
5409 kvm_unload_vcpu_mmu(vcpu);
5410 kvm_for_each_vcpu(i, vcpu, kvm)
5411 kvm_arch_vcpu_free(vcpu);
5412
5413 mutex_lock(&kvm->lock);
5414 for (i = 0; i < atomic_read(&kvm->online_vcpus); i++)
5415 kvm->vcpus[i] = NULL;
d19a9cd2 5416
988a2cae
GN		 5417 atomic_set(&kvm->online_vcpus, 0);
5418 mutex_unlock(&kvm->lock);
d19a9cd2
ZX		 5419}
5420
ad8ba2cd
SY		 5421void kvm_arch_sync_events(struct kvm *kvm)
5422{
ba4cef31 5423 kvm_free_all_assigned_devices(kvm);
ad8ba2cd
SY		 5424}
5425
d19a9cd2
ZX		 5426void kvm_arch_destroy_vm(struct kvm *kvm)
5427{
6eb55818 5428 kvm_iommu_unmap_guest(kvm);
7837699f 5429 kvm_free_pit(kvm);
d7deeeb0
ZX		 5430 kfree(kvm->arch.vpic);
5431 kfree(kvm->arch.vioapic);
d19a9cd2
ZX		 5432 kvm_free_vcpus(kvm);
5433 kvm_free_physmem(kvm);
3d45830c
AK		 5434 if (kvm->arch.apic_access_page)
5435 put_page(kvm->arch.apic_access_page);
b7ebfb05
SY		 5436 if (kvm->arch.ept_identity_pagetable)
5437 put_page(kvm->arch.ept_identity_pagetable);
64749204 5438 cleanup_srcu_struct(&kvm->srcu);
fef9cce0 5439 kfree(kvm->arch.aliases);
d19a9cd2
ZX		 5440 kfree(kvm);
5441}
0de10343 5442
f7784b8e
MT		 5443int kvm_arch_prepare_memory_region(struct kvm *kvm,
5444 struct kvm_memory_slot *memslot,
0de10343 5445 struct kvm_memory_slot old,
f7784b8e 5446 struct kvm_userspace_memory_region *mem,
0de10343
ZX		 5447 int user_alloc)
5448{
f7784b8e 5449 int npages = memslot->npages;
0de10343
ZX		 5450
5451 /*To keep backward compatibility with older userspace,
5452 *x86 needs to hanlde !user_alloc case.
5453 */
5454 if (!user_alloc) {
5455 if (npages && !old.rmap) {
604b38ac
AA		 5456 unsigned long userspace_addr;
5457
72dc67a6 5458 down_write(&current->mm->mmap_sem);
604b38ac
AA		 5459 userspace_addr = do_mmap(NULL, 0,
5460 npages * PAGE_SIZE,
5461 PROT_READ | PROT_WRITE,
acee3c04 5462 MAP_PRIVATE | MAP_ANONYMOUS,
604b38ac 5463 0);
72dc67a6 5464 up_write(&current->mm->mmap_sem);
0de10343 5465
604b38ac
AA		 5466 if (IS_ERR((void *)userspace_addr))
5467 return PTR_ERR((void *)userspace_addr);
5468
604b38ac 5469 memslot->userspace_addr = userspace_addr;
0de10343
ZX		 5470 }
5471 }
5472
f7784b8e
MT		 5473
5474 return 0;
5475}
5476
5477void kvm_arch_commit_memory_region(struct kvm *kvm,
5478 struct kvm_userspace_memory_region *mem,
5479 struct kvm_memory_slot old,
5480 int user_alloc)
5481{
5482
5483 int npages = mem->memory_size >> PAGE_SHIFT;
5484
5485 if (!user_alloc && !old.user_alloc && old.rmap && !npages) {
5486 int ret;
5487
5488 down_write(&current->mm->mmap_sem);
5489 ret = do_munmap(current->mm, old.userspace_addr,
5490 old.npages * PAGE_SIZE);
5491 up_write(&current->mm->mmap_sem);
5492 if (ret < 0)
5493 printk(KERN_WARNING
5494 "kvm_vm_ioctl_set_memory_region: "
5495 "failed to munmap memory\n");
5496 }
5497
7c8a83b7 5498 spin_lock(&kvm->mmu_lock);
f05e70ac 5499 if (!kvm->arch.n_requested_mmu_pages) {
0de10343
ZX		 5500 unsigned int nr_mmu_pages = kvm_mmu_calculate_mmu_pages(kvm);
5501 kvm_mmu_change_mmu_pages(kvm, nr_mmu_pages);
5502 }
5503
5504 kvm_mmu_slot_remove_write_access(kvm, mem->slot);
7c8a83b7 5505 spin_unlock(&kvm->mmu_lock);
0de10343 5506}
1d737c8a 5507
34d4cb8f
MT		 5508void kvm_arch_flush_shadow(struct kvm *kvm)
5509{
5510 kvm_mmu_zap_all(kvm);
8986ecc0 5511 kvm_reload_remote_mmus(kvm);
34d4cb8f
MT		 5512}
5513
1d737c8a
ZX		 5514int kvm_arch_vcpu_runnable(struct kvm_vcpu *vcpu)
5515{
a4535290 5516 return vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE
a1b37100
GN		 5517 || vcpu->arch.mp_state == KVM_MP_STATE_SIPI_RECEIVED
5518 || vcpu->arch.nmi_pending ||
5519 (kvm_arch_interrupt_allowed(vcpu) &&
5520 kvm_cpu_has_interrupt(vcpu));
1d737c8a 5521}
5736199a 5522
5736199a
ZX		 5523void kvm_vcpu_kick(struct kvm_vcpu *vcpu)
5524{
32f88400
MT		 5525 int me;
5526 int cpu = vcpu->cpu;
5736199a
ZX		 5527
5528 if (waitqueue_active(&vcpu->wq)) {
5529 wake_up_interruptible(&vcpu->wq);
5530 ++vcpu->stat.halt_wakeup;
5531 }
32f88400
MT		 5532
5533 me = get_cpu();
5534 if (cpu != me && (unsigned)cpu < nr_cpu_ids && cpu_online(cpu))
5535 if (!test_and_set_bit(KVM_REQ_KICK, &vcpu->requests))
5536 smp_send_reschedule(cpu);
e9571ed5 5537 put_cpu();
5736199a 5538}
78646121
GN		 5539
5540int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu)
5541{
5542 return kvm_x86_ops->interrupt_allowed(vcpu);
5543}
229456fc 5544
f92653ee
JK		 5545bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip)
5546{
5547 unsigned long current_rip = kvm_rip_read(vcpu) +
5548 get_segment_base(vcpu, VCPU_SREG_CS);
5549
5550 return current_rip == linear_rip;
5551}
5552EXPORT_SYMBOL_GPL(kvm_is_linear_rip);
5553
94fe45da
JK		 5554unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu)
5555{
5556 unsigned long rflags;
5557
5558 rflags = kvm_x86_ops->get_rflags(vcpu);
5559 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
c310bac5 5560 rflags &= ~X86_EFLAGS_TF;
94fe45da
JK		 5561 return rflags;
5562}
5563EXPORT_SYMBOL_GPL(kvm_get_rflags);
5564
5565void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
5566{
5567 if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP &&
f92653ee 5568 kvm_is_linear_rip(vcpu, vcpu->arch.singlestep_rip))
c310bac5 5569 rflags |= X86_EFLAGS_TF;
94fe45da
JK		 5570 kvm_x86_ops->set_rflags(vcpu, rflags);
5571}
5572EXPORT_SYMBOL_GPL(kvm_set_rflags);
5573
229456fc
MT		 5574EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_exit);
5575EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_inj_virq);
5576EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_page_fault);
5577EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_msr);
5578EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_cr);
0ac406de 5579EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmrun);
d8cabddf 5580EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit);
17897f36 5581EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit_inject);
236649de 5582EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intr_vmexit);
ec1ff790 5583EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_invlpga);
532a46b9 5584EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_skinit);
2e554e8d 5585EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intercepts);
Clone of davem's net-next-2.6 tree