]>
Commit | Line | Data |
---|---|---|
e465058d JM |
1 | /* |
2 | * Derived from arch/powerpc/kernel/iommu.c | |
3 | * | |
9882234b | 4 | * Copyright IBM Corporation, 2006-2007 |
d8d2bedf | 5 | * Copyright (C) 2006 Jon Mason <jdmason@kudzu.us> |
e465058d | 6 | * |
d8d2bedf | 7 | * Author: Jon Mason <jdmason@kudzu.us> |
aa0a9f37 MBY |
8 | * Author: Muli Ben-Yehuda <muli@il.ibm.com> |
9 | ||
e465058d JM |
10 | * This program is free software; you can redistribute it and/or modify |
11 | * it under the terms of the GNU General Public License as published by | |
12 | * the Free Software Foundation; either version 2 of the License, or | |
13 | * (at your option) any later version. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
23 | */ | |
24 | ||
e465058d JM |
25 | #include <linux/kernel.h> |
26 | #include <linux/init.h> | |
27 | #include <linux/types.h> | |
28 | #include <linux/slab.h> | |
29 | #include <linux/mm.h> | |
30 | #include <linux/spinlock.h> | |
31 | #include <linux/string.h> | |
95b68dec | 32 | #include <linux/crash_dump.h> |
e465058d | 33 | #include <linux/dma-mapping.h> |
a66022c4 | 34 | #include <linux/bitmap.h> |
e465058d JM |
35 | #include <linux/pci_ids.h> |
36 | #include <linux/pci.h> | |
37 | #include <linux/delay.h> | |
8b87d9f4 | 38 | #include <linux/scatterlist.h> |
1b39b077 | 39 | #include <linux/iommu-helper.h> |
1956a96d | 40 | |
46a7fa27 | 41 | #include <asm/iommu.h> |
e465058d JM |
42 | #include <asm/calgary.h> |
43 | #include <asm/tce.h> | |
44 | #include <asm/pci-direct.h> | |
45 | #include <asm/system.h> | |
46 | #include <asm/dma.h> | |
b34e90b8 | 47 | #include <asm/rio.h> |
ae5830a6 | 48 | #include <asm/bios_ebda.h> |
d7b9f7be | 49 | #include <asm/x86_init.h> |
e465058d | 50 | |
bff6547b MBY |
51 | #ifdef CONFIG_CALGARY_IOMMU_ENABLED_BY_DEFAULT |
52 | int use_calgary __read_mostly = 1; | |
53 | #else | |
54 | int use_calgary __read_mostly = 0; | |
55 | #endif /* CONFIG_CALGARY_DEFAULT_ENABLED */ | |
56 | ||
e465058d | 57 | #define PCI_DEVICE_ID_IBM_CALGARY 0x02a1 |
8a244590 | 58 | #define PCI_DEVICE_ID_IBM_CALIOC2 0x0308 |
e465058d | 59 | |
e465058d | 60 | /* register offsets inside the host bridge space */ |
cb01fc72 MBY |
61 | #define CALGARY_CONFIG_REG 0x0108 |
62 | #define PHB_CSR_OFFSET 0x0110 /* Channel Status */ | |
e465058d JM |
63 | #define PHB_PLSSR_OFFSET 0x0120 |
64 | #define PHB_CONFIG_RW_OFFSET 0x0160 | |
65 | #define PHB_IOBASE_BAR_LOW 0x0170 | |
66 | #define PHB_IOBASE_BAR_HIGH 0x0180 | |
67 | #define PHB_MEM_1_LOW 0x0190 | |
68 | #define PHB_MEM_1_HIGH 0x01A0 | |
69 | #define PHB_IO_ADDR_SIZE 0x01B0 | |
70 | #define PHB_MEM_1_SIZE 0x01C0 | |
71 | #define PHB_MEM_ST_OFFSET 0x01D0 | |
72 | #define PHB_AER_OFFSET 0x0200 | |
73 | #define PHB_CONFIG_0_HIGH 0x0220 | |
74 | #define PHB_CONFIG_0_LOW 0x0230 | |
75 | #define PHB_CONFIG_0_END 0x0240 | |
76 | #define PHB_MEM_2_LOW 0x02B0 | |
77 | #define PHB_MEM_2_HIGH 0x02C0 | |
78 | #define PHB_MEM_2_SIZE_HIGH 0x02D0 | |
79 | #define PHB_MEM_2_SIZE_LOW 0x02E0 | |
80 | #define PHB_DOSHOLE_OFFSET 0x08E0 | |
81 | ||
c3860108 | 82 | /* CalIOC2 specific */ |
8bcf7705 MBY |
83 | #define PHB_SAVIOR_L2 0x0DB0 |
84 | #define PHB_PAGE_MIG_CTRL 0x0DA8 | |
85 | #define PHB_PAGE_MIG_DEBUG 0x0DA0 | |
8cb32dc7 | 86 | #define PHB_ROOT_COMPLEX_STATUS 0x0CB0 |
c3860108 | 87 | |
e465058d JM |
88 | /* PHB_CONFIG_RW */ |
89 | #define PHB_TCE_ENABLE 0x20000000 | |
90 | #define PHB_SLOT_DISABLE 0x1C000000 | |
91 | #define PHB_DAC_DISABLE 0x01000000 | |
92 | #define PHB_MEM2_ENABLE 0x00400000 | |
93 | #define PHB_MCSR_ENABLE 0x00100000 | |
94 | /* TAR (Table Address Register) */ | |
95 | #define TAR_SW_BITS 0x0000ffffffff800fUL | |
96 | #define TAR_VALID 0x0000000000000008UL | |
97 | /* CSR (Channel/DMA Status Register) */ | |
98 | #define CSR_AGENT_MASK 0xffe0ffff | |
cb01fc72 | 99 | /* CCR (Calgary Configuration Register) */ |
8bcf7705 | 100 | #define CCR_2SEC_TIMEOUT 0x000000000000000EUL |
00be3fa4 | 101 | /* PMCR/PMDR (Page Migration Control/Debug Registers */ |
8bcf7705 MBY |
102 | #define PMR_SOFTSTOP 0x80000000 |
103 | #define PMR_SOFTSTOPFAULT 0x40000000 | |
104 | #define PMR_HARDSTOP 0x20000000 | |
e465058d | 105 | |
499a00e9 DW |
106 | /* |
107 | * The maximum PHB bus number. | |
108 | * x3950M2 (rare): 8 chassis, 48 PHBs per chassis = 384 | |
109 | * x3950M2: 4 chassis, 48 PHBs per chassis = 192 | |
110 | * x3950 (PCIE): 8 chassis, 32 PHBs per chassis = 256 | |
111 | * x3950 (PCIX): 8 chassis, 16 PHBs per chassis = 128 | |
112 | */ | |
113 | #define MAX_PHB_BUS_NUM 384 | |
114 | ||
115 | #define PHBS_PER_CALGARY 4 | |
e465058d JM |
116 | |
117 | /* register offsets in Calgary's internal register space */ | |
118 | static const unsigned long tar_offsets[] = { | |
119 | 0x0580 /* TAR0 */, | |
120 | 0x0588 /* TAR1 */, | |
121 | 0x0590 /* TAR2 */, | |
122 | 0x0598 /* TAR3 */ | |
123 | }; | |
124 | ||
125 | static const unsigned long split_queue_offsets[] = { | |
126 | 0x4870 /* SPLIT QUEUE 0 */, | |
127 | 0x5870 /* SPLIT QUEUE 1 */, | |
128 | 0x6870 /* SPLIT QUEUE 2 */, | |
129 | 0x7870 /* SPLIT QUEUE 3 */ | |
130 | }; | |
131 | ||
132 | static const unsigned long phb_offsets[] = { | |
133 | 0x8000 /* PHB0 */, | |
134 | 0x9000 /* PHB1 */, | |
135 | 0xA000 /* PHB2 */, | |
136 | 0xB000 /* PHB3 */ | |
137 | }; | |
138 | ||
b34e90b8 LV |
139 | /* PHB debug registers */ |
140 | ||
141 | static const unsigned long phb_debug_offsets[] = { | |
142 | 0x4000 /* PHB 0 DEBUG */, | |
143 | 0x5000 /* PHB 1 DEBUG */, | |
144 | 0x6000 /* PHB 2 DEBUG */, | |
145 | 0x7000 /* PHB 3 DEBUG */ | |
146 | }; | |
147 | ||
148 | /* | |
149 | * STUFF register for each debug PHB, | |
150 | * byte 1 = start bus number, byte 2 = end bus number | |
151 | */ | |
152 | ||
153 | #define PHB_DEBUG_STUFF_OFFSET 0x0020 | |
154 | ||
310adfdd MBY |
155 | #define EMERGENCY_PAGES 32 /* = 128KB */ |
156 | ||
e465058d JM |
157 | unsigned int specified_table_size = TCE_TABLE_SIZE_UNSPECIFIED; |
158 | static int translate_empty_slots __read_mostly = 0; | |
159 | static int calgary_detected __read_mostly = 0; | |
160 | ||
b34e90b8 LV |
161 | static struct rio_table_hdr *rio_table_hdr __initdata; |
162 | static struct scal_detail *scal_devs[MAX_NUMNODES] __initdata; | |
eae93755 | 163 | static struct rio_detail *rio_devs[MAX_NUMNODES * 4] __initdata; |
b34e90b8 | 164 | |
f38db651 MBY |
165 | struct calgary_bus_info { |
166 | void *tce_space; | |
0577f148 | 167 | unsigned char translation_disabled; |
f38db651 | 168 | signed char phbid; |
b34e90b8 | 169 | void __iomem *bbar; |
f38db651 MBY |
170 | }; |
171 | ||
ff297b8c MBY |
172 | static void calgary_handle_quirks(struct iommu_table *tbl, struct pci_dev *dev); |
173 | static void calgary_tce_cache_blast(struct iommu_table *tbl); | |
8cb32dc7 | 174 | static void calgary_dump_error_regs(struct iommu_table *tbl); |
c3860108 | 175 | static void calioc2_handle_quirks(struct iommu_table *tbl, struct pci_dev *dev); |
00be3fa4 | 176 | static void calioc2_tce_cache_blast(struct iommu_table *tbl); |
8cb32dc7 | 177 | static void calioc2_dump_error_regs(struct iommu_table *tbl); |
95b68dec C |
178 | static void calgary_init_bitmap_from_tce_table(struct iommu_table *tbl); |
179 | static void get_tce_space_from_tar(void); | |
ff297b8c MBY |
180 | |
181 | static struct cal_chipset_ops calgary_chip_ops = { | |
182 | .handle_quirks = calgary_handle_quirks, | |
8cb32dc7 MBY |
183 | .tce_cache_blast = calgary_tce_cache_blast, |
184 | .dump_error_regs = calgary_dump_error_regs | |
ff297b8c | 185 | }; |
e465058d | 186 | |
c3860108 MBY |
187 | static struct cal_chipset_ops calioc2_chip_ops = { |
188 | .handle_quirks = calioc2_handle_quirks, | |
8cb32dc7 MBY |
189 | .tce_cache_blast = calioc2_tce_cache_blast, |
190 | .dump_error_regs = calioc2_dump_error_regs | |
c3860108 MBY |
191 | }; |
192 | ||
ff297b8c | 193 | static struct calgary_bus_info bus_info[MAX_PHB_BUS_NUM] = { { NULL, 0, 0 }, }; |
e465058d | 194 | |
d588ba8c MBY |
195 | static inline int translation_enabled(struct iommu_table *tbl) |
196 | { | |
197 | /* only PHBs with translation enabled have an IOMMU table */ | |
198 | return (tbl != NULL); | |
199 | } | |
200 | ||
e465058d | 201 | static void iommu_range_reserve(struct iommu_table *tbl, |
8bcf7705 | 202 | unsigned long start_addr, unsigned int npages) |
e465058d JM |
203 | { |
204 | unsigned long index; | |
205 | unsigned long end; | |
820a1497 | 206 | unsigned long flags; |
e465058d JM |
207 | |
208 | index = start_addr >> PAGE_SHIFT; | |
209 | ||
210 | /* bail out if we're asked to reserve a region we don't cover */ | |
211 | if (index >= tbl->it_size) | |
212 | return; | |
213 | ||
214 | end = index + npages; | |
215 | if (end > tbl->it_size) /* don't go off the table */ | |
216 | end = tbl->it_size; | |
217 | ||
820a1497 MBY |
218 | spin_lock_irqsave(&tbl->it_lock, flags); |
219 | ||
a66022c4 | 220 | bitmap_set(tbl->it_map, index, npages); |
820a1497 MBY |
221 | |
222 | spin_unlock_irqrestore(&tbl->it_lock, flags); | |
e465058d JM |
223 | } |
224 | ||
1b39b077 FT |
225 | static unsigned long iommu_range_alloc(struct device *dev, |
226 | struct iommu_table *tbl, | |
227 | unsigned int npages) | |
e465058d | 228 | { |
820a1497 | 229 | unsigned long flags; |
e465058d | 230 | unsigned long offset; |
1b39b077 FT |
231 | unsigned long boundary_size; |
232 | ||
233 | boundary_size = ALIGN(dma_get_seg_boundary(dev) + 1, | |
234 | PAGE_SIZE) >> PAGE_SHIFT; | |
e465058d JM |
235 | |
236 | BUG_ON(npages == 0); | |
237 | ||
820a1497 MBY |
238 | spin_lock_irqsave(&tbl->it_lock, flags); |
239 | ||
1b39b077 FT |
240 | offset = iommu_area_alloc(tbl->it_map, tbl->it_size, tbl->it_hint, |
241 | npages, 0, boundary_size, 0); | |
e465058d | 242 | if (offset == ~0UL) { |
ff297b8c | 243 | tbl->chip_ops->tce_cache_blast(tbl); |
1b39b077 FT |
244 | |
245 | offset = iommu_area_alloc(tbl->it_map, tbl->it_size, 0, | |
246 | npages, 0, boundary_size, 0); | |
e465058d JM |
247 | if (offset == ~0UL) { |
248 | printk(KERN_WARNING "Calgary: IOMMU full.\n"); | |
820a1497 | 249 | spin_unlock_irqrestore(&tbl->it_lock, flags); |
e465058d JM |
250 | if (panic_on_overflow) |
251 | panic("Calgary: fix the allocator.\n"); | |
252 | else | |
8fd524b3 | 253 | return DMA_ERROR_CODE; |
e465058d JM |
254 | } |
255 | } | |
256 | ||
e465058d JM |
257 | tbl->it_hint = offset + npages; |
258 | BUG_ON(tbl->it_hint > tbl->it_size); | |
259 | ||
820a1497 MBY |
260 | spin_unlock_irqrestore(&tbl->it_lock, flags); |
261 | ||
e465058d JM |
262 | return offset; |
263 | } | |
264 | ||
1b39b077 FT |
265 | static dma_addr_t iommu_alloc(struct device *dev, struct iommu_table *tbl, |
266 | void *vaddr, unsigned int npages, int direction) | |
e465058d | 267 | { |
820a1497 | 268 | unsigned long entry; |
1f7564ca | 269 | dma_addr_t ret; |
e465058d | 270 | |
1b39b077 | 271 | entry = iommu_range_alloc(dev, tbl, npages); |
e465058d | 272 | |
1f7564ca FT |
273 | if (unlikely(entry == DMA_ERROR_CODE)) { |
274 | printk(KERN_WARNING "Calgary: failed to allocate %u pages in " | |
275 | "iommu %p\n", npages, tbl); | |
276 | return DMA_ERROR_CODE; | |
277 | } | |
e465058d JM |
278 | |
279 | /* set the return dma address */ | |
280 | ret = (entry << PAGE_SHIFT) | ((unsigned long)vaddr & ~PAGE_MASK); | |
281 | ||
282 | /* put the TCEs in the HW table */ | |
283 | tce_build(tbl, entry, npages, (unsigned long)vaddr & PAGE_MASK, | |
284 | direction); | |
e465058d | 285 | return ret; |
e465058d JM |
286 | } |
287 | ||
3cc39bda | 288 | static void iommu_free(struct iommu_table *tbl, dma_addr_t dma_addr, |
e465058d JM |
289 | unsigned int npages) |
290 | { | |
291 | unsigned long entry; | |
310adfdd | 292 | unsigned long badend; |
820a1497 | 293 | unsigned long flags; |
310adfdd MBY |
294 | |
295 | /* were we called with bad_dma_address? */ | |
8fd524b3 FT |
296 | badend = DMA_ERROR_CODE + (EMERGENCY_PAGES * PAGE_SIZE); |
297 | if (unlikely((dma_addr >= DMA_ERROR_CODE) && (dma_addr < badend))) { | |
bde78a79 | 298 | WARN(1, KERN_ERR "Calgary: driver tried unmapping bad DMA " |
310adfdd | 299 | "address 0x%Lx\n", dma_addr); |
310adfdd MBY |
300 | return; |
301 | } | |
e465058d JM |
302 | |
303 | entry = dma_addr >> PAGE_SHIFT; | |
304 | ||
305 | BUG_ON(entry + npages > tbl->it_size); | |
306 | ||
307 | tce_free(tbl, entry, npages); | |
308 | ||
820a1497 MBY |
309 | spin_lock_irqsave(&tbl->it_lock, flags); |
310 | ||
a66022c4 | 311 | bitmap_clear(tbl->it_map, entry, npages); |
820a1497 MBY |
312 | |
313 | spin_unlock_irqrestore(&tbl->it_lock, flags); | |
e465058d JM |
314 | } |
315 | ||
35b6dfa0 MBY |
316 | static inline struct iommu_table *find_iommu_table(struct device *dev) |
317 | { | |
8a244590 MBY |
318 | struct pci_dev *pdev; |
319 | struct pci_bus *pbus; | |
35b6dfa0 MBY |
320 | struct iommu_table *tbl; |
321 | ||
8a244590 MBY |
322 | pdev = to_pci_dev(dev); |
323 | ||
4528752f | 324 | /* search up the device tree for an iommu */ |
f055a061 | 325 | pbus = pdev->bus; |
4528752f DW |
326 | do { |
327 | tbl = pci_iommu(pbus); | |
328 | if (tbl && tbl->it_busno == pbus->number) | |
329 | break; | |
330 | tbl = NULL; | |
f055a061 | 331 | pbus = pbus->parent; |
4528752f | 332 | } while (pbus); |
7354b075 | 333 | |
f055a061 | 334 | BUG_ON(tbl && (tbl->it_busno != pbus->number)); |
35b6dfa0 MBY |
335 | |
336 | return tbl; | |
337 | } | |
338 | ||
160c1d8e FT |
339 | static void calgary_unmap_sg(struct device *dev, struct scatterlist *sglist, |
340 | int nelems,enum dma_data_direction dir, | |
341 | struct dma_attrs *attrs) | |
e465058d | 342 | { |
3cc39bda | 343 | struct iommu_table *tbl = find_iommu_table(dev); |
8b87d9f4 JA |
344 | struct scatterlist *s; |
345 | int i; | |
3cc39bda | 346 | |
bc3c6058 | 347 | if (!translation_enabled(tbl)) |
3cc39bda MBY |
348 | return; |
349 | ||
8b87d9f4 | 350 | for_each_sg(sglist, s, nelems, i) { |
e465058d | 351 | unsigned int npages; |
8b87d9f4 JA |
352 | dma_addr_t dma = s->dma_address; |
353 | unsigned int dmalen = s->dma_length; | |
e465058d JM |
354 | |
355 | if (dmalen == 0) | |
356 | break; | |
357 | ||
036b4c50 | 358 | npages = iommu_num_pages(dma, dmalen, PAGE_SIZE); |
3cc39bda | 359 | iommu_free(tbl, dma, npages); |
e465058d JM |
360 | } |
361 | } | |
362 | ||
0b11e1c6 | 363 | static int calgary_map_sg(struct device *dev, struct scatterlist *sg, |
160c1d8e FT |
364 | int nelems, enum dma_data_direction dir, |
365 | struct dma_attrs *attrs) | |
e465058d | 366 | { |
35b6dfa0 | 367 | struct iommu_table *tbl = find_iommu_table(dev); |
8b87d9f4 | 368 | struct scatterlist *s; |
e465058d JM |
369 | unsigned long vaddr; |
370 | unsigned int npages; | |
371 | unsigned long entry; | |
372 | int i; | |
373 | ||
8b87d9f4 | 374 | for_each_sg(sg, s, nelems, i) { |
58b053e4 | 375 | BUG_ON(!sg_page(s)); |
e465058d | 376 | |
58b053e4 | 377 | vaddr = (unsigned long) sg_virt(s); |
036b4c50 | 378 | npages = iommu_num_pages(vaddr, s->length, PAGE_SIZE); |
e465058d | 379 | |
1b39b077 | 380 | entry = iommu_range_alloc(dev, tbl, npages); |
8fd524b3 | 381 | if (entry == DMA_ERROR_CODE) { |
e465058d JM |
382 | /* makes sure unmap knows to stop */ |
383 | s->dma_length = 0; | |
384 | goto error; | |
385 | } | |
386 | ||
387 | s->dma_address = (entry << PAGE_SHIFT) | s->offset; | |
388 | ||
389 | /* insert into HW table */ | |
160c1d8e | 390 | tce_build(tbl, entry, npages, vaddr & PAGE_MASK, dir); |
e465058d JM |
391 | |
392 | s->dma_length = s->length; | |
393 | } | |
394 | ||
e465058d JM |
395 | return nelems; |
396 | error: | |
160c1d8e | 397 | calgary_unmap_sg(dev, sg, nelems, dir, NULL); |
8b87d9f4 | 398 | for_each_sg(sg, s, nelems, i) { |
8fd524b3 | 399 | sg->dma_address = DMA_ERROR_CODE; |
8b87d9f4 | 400 | sg->dma_length = 0; |
e465058d | 401 | } |
e465058d JM |
402 | return 0; |
403 | } | |
404 | ||
3991605c FT |
405 | static dma_addr_t calgary_map_page(struct device *dev, struct page *page, |
406 | unsigned long offset, size_t size, | |
407 | enum dma_data_direction dir, | |
408 | struct dma_attrs *attrs) | |
e465058d | 409 | { |
3991605c | 410 | void *vaddr = page_address(page) + offset; |
e465058d JM |
411 | unsigned long uaddr; |
412 | unsigned int npages; | |
35b6dfa0 | 413 | struct iommu_table *tbl = find_iommu_table(dev); |
e465058d JM |
414 | |
415 | uaddr = (unsigned long)vaddr; | |
036b4c50 | 416 | npages = iommu_num_pages(uaddr, size, PAGE_SIZE); |
e465058d | 417 | |
3991605c | 418 | return iommu_alloc(dev, tbl, vaddr, npages, dir); |
e465058d JM |
419 | } |
420 | ||
3991605c FT |
421 | static void calgary_unmap_page(struct device *dev, dma_addr_t dma_addr, |
422 | size_t size, enum dma_data_direction dir, | |
423 | struct dma_attrs *attrs) | |
e465058d | 424 | { |
35b6dfa0 | 425 | struct iommu_table *tbl = find_iommu_table(dev); |
e465058d JM |
426 | unsigned int npages; |
427 | ||
3991605c FT |
428 | npages = iommu_num_pages(dma_addr, size, PAGE_SIZE); |
429 | iommu_free(tbl, dma_addr, npages); | |
430 | } | |
431 | ||
0b11e1c6 | 432 | static void* calgary_alloc_coherent(struct device *dev, size_t size, |
e465058d JM |
433 | dma_addr_t *dma_handle, gfp_t flag) |
434 | { | |
435 | void *ret = NULL; | |
436 | dma_addr_t mapping; | |
437 | unsigned int npages, order; | |
35b6dfa0 | 438 | struct iommu_table *tbl = find_iommu_table(dev); |
e465058d JM |
439 | |
440 | size = PAGE_ALIGN(size); /* size rounded up to full pages */ | |
441 | npages = size >> PAGE_SHIFT; | |
442 | order = get_order(size); | |
443 | ||
f10ac8a2 FT |
444 | flag &= ~(__GFP_DMA | __GFP_HIGHMEM | __GFP_DMA32); |
445 | ||
e465058d JM |
446 | /* alloc enough pages (and possibly more) */ |
447 | ret = (void *)__get_free_pages(flag, order); | |
448 | if (!ret) | |
449 | goto error; | |
450 | memset(ret, 0, size); | |
451 | ||
1956a96d AB |
452 | /* set up tces to cover the allocated range */ |
453 | mapping = iommu_alloc(dev, tbl, ret, npages, DMA_BIDIRECTIONAL); | |
8fd524b3 | 454 | if (mapping == DMA_ERROR_CODE) |
1956a96d AB |
455 | goto free; |
456 | *dma_handle = mapping; | |
e465058d | 457 | return ret; |
e465058d JM |
458 | free: |
459 | free_pages((unsigned long)ret, get_order(size)); | |
460 | ret = NULL; | |
461 | error: | |
462 | return ret; | |
463 | } | |
464 | ||
e4ad68b6 JR |
465 | static void calgary_free_coherent(struct device *dev, size_t size, |
466 | void *vaddr, dma_addr_t dma_handle) | |
467 | { | |
468 | unsigned int npages; | |
469 | struct iommu_table *tbl = find_iommu_table(dev); | |
470 | ||
471 | size = PAGE_ALIGN(size); | |
472 | npages = size >> PAGE_SHIFT; | |
473 | ||
474 | iommu_free(tbl, dma_handle, npages); | |
475 | free_pages((unsigned long)vaddr, get_order(size)); | |
476 | } | |
477 | ||
160c1d8e | 478 | static struct dma_map_ops calgary_dma_ops = { |
e465058d | 479 | .alloc_coherent = calgary_alloc_coherent, |
e4ad68b6 | 480 | .free_coherent = calgary_free_coherent, |
e465058d JM |
481 | .map_sg = calgary_map_sg, |
482 | .unmap_sg = calgary_unmap_sg, | |
3991605c FT |
483 | .map_page = calgary_map_page, |
484 | .unmap_page = calgary_unmap_page, | |
e465058d JM |
485 | }; |
486 | ||
b34e90b8 LV |
487 | static inline void __iomem * busno_to_bbar(unsigned char num) |
488 | { | |
489 | return bus_info[num].bbar; | |
490 | } | |
491 | ||
e465058d JM |
492 | static inline int busno_to_phbid(unsigned char num) |
493 | { | |
f38db651 | 494 | return bus_info[num].phbid; |
e465058d JM |
495 | } |
496 | ||
497 | static inline unsigned long split_queue_offset(unsigned char num) | |
498 | { | |
499 | size_t idx = busno_to_phbid(num); | |
500 | ||
501 | return split_queue_offsets[idx]; | |
502 | } | |
503 | ||
504 | static inline unsigned long tar_offset(unsigned char num) | |
505 | { | |
506 | size_t idx = busno_to_phbid(num); | |
507 | ||
508 | return tar_offsets[idx]; | |
509 | } | |
510 | ||
511 | static inline unsigned long phb_offset(unsigned char num) | |
512 | { | |
513 | size_t idx = busno_to_phbid(num); | |
514 | ||
515 | return phb_offsets[idx]; | |
516 | } | |
517 | ||
518 | static inline void __iomem* calgary_reg(void __iomem *bar, unsigned long offset) | |
519 | { | |
520 | unsigned long target = ((unsigned long)bar) | offset; | |
521 | return (void __iomem*)target; | |
522 | } | |
523 | ||
8a244590 MBY |
524 | static inline int is_calioc2(unsigned short device) |
525 | { | |
526 | return (device == PCI_DEVICE_ID_IBM_CALIOC2); | |
527 | } | |
528 | ||
529 | static inline int is_calgary(unsigned short device) | |
530 | { | |
531 | return (device == PCI_DEVICE_ID_IBM_CALGARY); | |
532 | } | |
533 | ||
534 | static inline int is_cal_pci_dev(unsigned short device) | |
535 | { | |
536 | return (is_calgary(device) || is_calioc2(device)); | |
537 | } | |
538 | ||
ff297b8c | 539 | static void calgary_tce_cache_blast(struct iommu_table *tbl) |
e465058d JM |
540 | { |
541 | u64 val; | |
542 | u32 aer; | |
543 | int i = 0; | |
544 | void __iomem *bbar = tbl->bbar; | |
545 | void __iomem *target; | |
546 | ||
547 | /* disable arbitration on the bus */ | |
548 | target = calgary_reg(bbar, phb_offset(tbl->it_busno) | PHB_AER_OFFSET); | |
549 | aer = readl(target); | |
550 | writel(0, target); | |
551 | ||
552 | /* read plssr to ensure it got there */ | |
553 | target = calgary_reg(bbar, phb_offset(tbl->it_busno) | PHB_PLSSR_OFFSET); | |
554 | val = readl(target); | |
555 | ||
556 | /* poll split queues until all DMA activity is done */ | |
557 | target = calgary_reg(bbar, split_queue_offset(tbl->it_busno)); | |
558 | do { | |
559 | val = readq(target); | |
560 | i++; | |
561 | } while ((val & 0xff) != 0xff && i < 100); | |
562 | if (i == 100) | |
563 | printk(KERN_WARNING "Calgary: PCI bus not quiesced, " | |
564 | "continuing anyway\n"); | |
565 | ||
566 | /* invalidate TCE cache */ | |
567 | target = calgary_reg(bbar, tar_offset(tbl->it_busno)); | |
568 | writeq(tbl->tar_val, target); | |
569 | ||
570 | /* enable arbitration */ | |
571 | target = calgary_reg(bbar, phb_offset(tbl->it_busno) | PHB_AER_OFFSET); | |
572 | writel(aer, target); | |
573 | (void)readl(target); /* flush */ | |
574 | } | |
575 | ||
00be3fa4 MBY |
576 | static void calioc2_tce_cache_blast(struct iommu_table *tbl) |
577 | { | |
578 | void __iomem *bbar = tbl->bbar; | |
579 | void __iomem *target; | |
580 | u64 val64; | |
581 | u32 val; | |
582 | int i = 0; | |
583 | int count = 1; | |
584 | unsigned char bus = tbl->it_busno; | |
585 | ||
586 | begin: | |
587 | printk(KERN_DEBUG "Calgary: CalIOC2 bus 0x%x entering tce cache blast " | |
588 | "sequence - count %d\n", bus, count); | |
589 | ||
590 | /* 1. using the Page Migration Control reg set SoftStop */ | |
591 | target = calgary_reg(bbar, phb_offset(bus) | PHB_PAGE_MIG_CTRL); | |
592 | val = be32_to_cpu(readl(target)); | |
593 | printk(KERN_DEBUG "1a. read 0x%x [LE] from %p\n", val, target); | |
594 | val |= PMR_SOFTSTOP; | |
595 | printk(KERN_DEBUG "1b. writing 0x%x [LE] to %p\n", val, target); | |
596 | writel(cpu_to_be32(val), target); | |
597 | ||
598 | /* 2. poll split queues until all DMA activity is done */ | |
599 | printk(KERN_DEBUG "2a. starting to poll split queues\n"); | |
600 | target = calgary_reg(bbar, split_queue_offset(bus)); | |
601 | do { | |
602 | val64 = readq(target); | |
603 | i++; | |
604 | } while ((val64 & 0xff) != 0xff && i < 100); | |
605 | if (i == 100) | |
606 | printk(KERN_WARNING "CalIOC2: PCI bus not quiesced, " | |
607 | "continuing anyway\n"); | |
608 | ||
609 | /* 3. poll Page Migration DEBUG for SoftStopFault */ | |
610 | target = calgary_reg(bbar, phb_offset(bus) | PHB_PAGE_MIG_DEBUG); | |
611 | val = be32_to_cpu(readl(target)); | |
612 | printk(KERN_DEBUG "3. read 0x%x [LE] from %p\n", val, target); | |
613 | ||
614 | /* 4. if SoftStopFault - goto (1) */ | |
615 | if (val & PMR_SOFTSTOPFAULT) { | |
616 | if (++count < 100) | |
617 | goto begin; | |
618 | else { | |
619 | printk(KERN_WARNING "CalIOC2: too many SoftStopFaults, " | |
620 | "aborting TCE cache flush sequence!\n"); | |
621 | return; /* pray for the best */ | |
622 | } | |
623 | } | |
624 | ||
625 | /* 5. Slam into HardStop by reading PHB_PAGE_MIG_CTRL */ | |
626 | target = calgary_reg(bbar, phb_offset(bus) | PHB_PAGE_MIG_CTRL); | |
627 | printk(KERN_DEBUG "5a. slamming into HardStop by reading %p\n", target); | |
628 | val = be32_to_cpu(readl(target)); | |
629 | printk(KERN_DEBUG "5b. read 0x%x [LE] from %p\n", val, target); | |
630 | target = calgary_reg(bbar, phb_offset(bus) | PHB_PAGE_MIG_DEBUG); | |
631 | val = be32_to_cpu(readl(target)); | |
632 | printk(KERN_DEBUG "5c. read 0x%x [LE] from %p (debug)\n", val, target); | |
633 | ||
634 | /* 6. invalidate TCE cache */ | |
635 | printk(KERN_DEBUG "6. invalidating TCE cache\n"); | |
636 | target = calgary_reg(bbar, tar_offset(bus)); | |
637 | writeq(tbl->tar_val, target); | |
638 | ||
639 | /* 7. Re-read PMCR */ | |
640 | printk(KERN_DEBUG "7a. Re-reading PMCR\n"); | |
641 | target = calgary_reg(bbar, phb_offset(bus) | PHB_PAGE_MIG_CTRL); | |
642 | val = be32_to_cpu(readl(target)); | |
643 | printk(KERN_DEBUG "7b. read 0x%x [LE] from %p\n", val, target); | |
644 | ||
645 | /* 8. Remove HardStop */ | |
646 | printk(KERN_DEBUG "8a. removing HardStop from PMCR\n"); | |
647 | target = calgary_reg(bbar, phb_offset(bus) | PHB_PAGE_MIG_CTRL); | |
648 | val = 0; | |
649 | printk(KERN_DEBUG "8b. writing 0x%x [LE] to %p\n", val, target); | |
650 | writel(cpu_to_be32(val), target); | |
651 | val = be32_to_cpu(readl(target)); | |
652 | printk(KERN_DEBUG "8c. read 0x%x [LE] from %p\n", val, target); | |
653 | } | |
654 | ||
e465058d JM |
655 | static void __init calgary_reserve_mem_region(struct pci_dev *dev, u64 start, |
656 | u64 limit) | |
657 | { | |
658 | unsigned int numpages; | |
659 | ||
660 | limit = limit | 0xfffff; | |
661 | limit++; | |
662 | ||
663 | numpages = ((limit - start) >> PAGE_SHIFT); | |
08f1c192 | 664 | iommu_range_reserve(pci_iommu(dev->bus), start, numpages); |
e465058d JM |
665 | } |
666 | ||
667 | static void __init calgary_reserve_peripheral_mem_1(struct pci_dev *dev) | |
668 | { | |
669 | void __iomem *target; | |
670 | u64 low, high, sizelow; | |
671 | u64 start, limit; | |
08f1c192 | 672 | struct iommu_table *tbl = pci_iommu(dev->bus); |
e465058d JM |
673 | unsigned char busnum = dev->bus->number; |
674 | void __iomem *bbar = tbl->bbar; | |
675 | ||
676 | /* peripheral MEM_1 region */ | |
677 | target = calgary_reg(bbar, phb_offset(busnum) | PHB_MEM_1_LOW); | |
678 | low = be32_to_cpu(readl(target)); | |
679 | target = calgary_reg(bbar, phb_offset(busnum) | PHB_MEM_1_HIGH); | |
680 | high = be32_to_cpu(readl(target)); | |
681 | target = calgary_reg(bbar, phb_offset(busnum) | PHB_MEM_1_SIZE); | |
682 | sizelow = be32_to_cpu(readl(target)); | |
683 | ||
684 | start = (high << 32) | low; | |
685 | limit = sizelow; | |
686 | ||
687 | calgary_reserve_mem_region(dev, start, limit); | |
688 | } | |
689 | ||
690 | static void __init calgary_reserve_peripheral_mem_2(struct pci_dev *dev) | |
691 | { | |
692 | void __iomem *target; | |
693 | u32 val32; | |
694 | u64 low, high, sizelow, sizehigh; | |
695 | u64 start, limit; | |
08f1c192 | 696 | struct iommu_table *tbl = pci_iommu(dev->bus); |
e465058d JM |
697 | unsigned char busnum = dev->bus->number; |
698 | void __iomem *bbar = tbl->bbar; | |
699 | ||
700 | /* is it enabled? */ | |
701 | target = calgary_reg(bbar, phb_offset(busnum) | PHB_CONFIG_RW_OFFSET); | |
702 | val32 = be32_to_cpu(readl(target)); | |
703 | if (!(val32 & PHB_MEM2_ENABLE)) | |
704 | return; | |
705 | ||
706 | target = calgary_reg(bbar, phb_offset(busnum) | PHB_MEM_2_LOW); | |
707 | low = be32_to_cpu(readl(target)); | |
708 | target = calgary_reg(bbar, phb_offset(busnum) | PHB_MEM_2_HIGH); | |
709 | high = be32_to_cpu(readl(target)); | |
710 | target = calgary_reg(bbar, phb_offset(busnum) | PHB_MEM_2_SIZE_LOW); | |
711 | sizelow = be32_to_cpu(readl(target)); | |
712 | target = calgary_reg(bbar, phb_offset(busnum) | PHB_MEM_2_SIZE_HIGH); | |
713 | sizehigh = be32_to_cpu(readl(target)); | |
714 | ||
715 | start = (high << 32) | low; | |
716 | limit = (sizehigh << 32) | sizelow; | |
717 | ||
718 | calgary_reserve_mem_region(dev, start, limit); | |
719 | } | |
720 | ||
721 | /* | |
722 | * some regions of the IO address space do not get translated, so we | |
723 | * must not give devices IO addresses in those regions. The regions | |
724 | * are the 640KB-1MB region and the two PCI peripheral memory holes. | |
725 | * Reserve all of them in the IOMMU bitmap to avoid giving them out | |
726 | * later. | |
727 | */ | |
728 | static void __init calgary_reserve_regions(struct pci_dev *dev) | |
729 | { | |
730 | unsigned int npages; | |
e465058d | 731 | u64 start; |
08f1c192 | 732 | struct iommu_table *tbl = pci_iommu(dev->bus); |
e465058d | 733 | |
310adfdd | 734 | /* reserve EMERGENCY_PAGES from bad_dma_address and up */ |
8fd524b3 | 735 | iommu_range_reserve(tbl, DMA_ERROR_CODE, EMERGENCY_PAGES); |
e465058d JM |
736 | |
737 | /* avoid the BIOS/VGA first 640KB-1MB region */ | |
e8f20414 | 738 | /* for CalIOC2 - avoid the entire first MB */ |
8a244590 MBY |
739 | if (is_calgary(dev->device)) { |
740 | start = (640 * 1024); | |
741 | npages = ((1024 - 640) * 1024) >> PAGE_SHIFT; | |
742 | } else { /* calioc2 */ | |
743 | start = 0; | |
e8f20414 | 744 | npages = (1 * 1024 * 1024) >> PAGE_SHIFT; |
8a244590 | 745 | } |
e465058d JM |
746 | iommu_range_reserve(tbl, start, npages); |
747 | ||
748 | /* reserve the two PCI peripheral memory regions in IO space */ | |
749 | calgary_reserve_peripheral_mem_1(dev); | |
750 | calgary_reserve_peripheral_mem_2(dev); | |
751 | } | |
752 | ||
753 | static int __init calgary_setup_tar(struct pci_dev *dev, void __iomem *bbar) | |
754 | { | |
755 | u64 val64; | |
756 | u64 table_phys; | |
757 | void __iomem *target; | |
758 | int ret; | |
759 | struct iommu_table *tbl; | |
760 | ||
761 | /* build TCE tables for each PHB */ | |
762 | ret = build_tce_table(dev, bbar); | |
763 | if (ret) | |
764 | return ret; | |
765 | ||
08f1c192 | 766 | tbl = pci_iommu(dev->bus); |
f38db651 | 767 | tbl->it_base = (unsigned long)bus_info[dev->bus->number].tce_space; |
95b68dec C |
768 | |
769 | if (is_kdump_kernel()) | |
770 | calgary_init_bitmap_from_tce_table(tbl); | |
771 | else | |
772 | tce_free(tbl, 0, tbl->it_size); | |
f38db651 | 773 | |
8bcf7705 MBY |
774 | if (is_calgary(dev->device)) |
775 | tbl->chip_ops = &calgary_chip_ops; | |
c3860108 MBY |
776 | else if (is_calioc2(dev->device)) |
777 | tbl->chip_ops = &calioc2_chip_ops; | |
8bcf7705 MBY |
778 | else |
779 | BUG(); | |
ff297b8c | 780 | |
e465058d JM |
781 | calgary_reserve_regions(dev); |
782 | ||
783 | /* set TARs for each PHB */ | |
784 | target = calgary_reg(bbar, tar_offset(dev->bus->number)); | |
785 | val64 = be64_to_cpu(readq(target)); | |
786 | ||
787 | /* zero out all TAR bits under sw control */ | |
788 | val64 &= ~TAR_SW_BITS; | |
e465058d | 789 | table_phys = (u64)__pa(tbl->it_base); |
8a244590 | 790 | |
e465058d JM |
791 | val64 |= table_phys; |
792 | ||
793 | BUG_ON(specified_table_size > TCE_TABLE_SIZE_8M); | |
794 | val64 |= (u64) specified_table_size; | |
795 | ||
796 | tbl->tar_val = cpu_to_be64(val64); | |
8a244590 | 797 | |
e465058d JM |
798 | writeq(tbl->tar_val, target); |
799 | readq(target); /* flush */ | |
800 | ||
801 | return 0; | |
802 | } | |
803 | ||
b8f4fe66 | 804 | static void __init calgary_free_bus(struct pci_dev *dev) |
e465058d JM |
805 | { |
806 | u64 val64; | |
08f1c192 | 807 | struct iommu_table *tbl = pci_iommu(dev->bus); |
e465058d | 808 | void __iomem *target; |
b8f4fe66 | 809 | unsigned int bitmapsz; |
e465058d JM |
810 | |
811 | target = calgary_reg(tbl->bbar, tar_offset(dev->bus->number)); | |
812 | val64 = be64_to_cpu(readq(target)); | |
813 | val64 &= ~TAR_SW_BITS; | |
814 | writeq(cpu_to_be64(val64), target); | |
815 | readq(target); /* flush */ | |
816 | ||
b8f4fe66 MBY |
817 | bitmapsz = tbl->it_size / BITS_PER_BYTE; |
818 | free_pages((unsigned long)tbl->it_map, get_order(bitmapsz)); | |
819 | tbl->it_map = NULL; | |
820 | ||
e465058d | 821 | kfree(tbl); |
08f1c192 MBY |
822 | |
823 | set_pci_iommu(dev->bus, NULL); | |
b8f4fe66 MBY |
824 | |
825 | /* Can't free bootmem allocated memory after system is up :-( */ | |
826 | bus_info[dev->bus->number].tce_space = NULL; | |
e465058d JM |
827 | } |
828 | ||
8a244590 MBY |
829 | static void calgary_dump_error_regs(struct iommu_table *tbl) |
830 | { | |
831 | void __iomem *bbar = tbl->bbar; | |
8cb32dc7 | 832 | void __iomem *target; |
ddbd41b4 | 833 | u32 csr, plssr; |
8cb32dc7 MBY |
834 | |
835 | target = calgary_reg(bbar, phb_offset(tbl->it_busno) | PHB_CSR_OFFSET); | |
ddbd41b4 MBY |
836 | csr = be32_to_cpu(readl(target)); |
837 | ||
838 | target = calgary_reg(bbar, phb_offset(tbl->it_busno) | PHB_PLSSR_OFFSET); | |
839 | plssr = be32_to_cpu(readl(target)); | |
8cb32dc7 MBY |
840 | |
841 | /* If no error, the agent ID in the CSR is not valid */ | |
842 | printk(KERN_EMERG "Calgary: DMA error on Calgary PHB 0x%x, " | |
ddbd41b4 | 843 | "0x%08x@CSR 0x%08x@PLSSR\n", tbl->it_busno, csr, plssr); |
8cb32dc7 MBY |
844 | } |
845 | ||
846 | static void calioc2_dump_error_regs(struct iommu_table *tbl) | |
847 | { | |
848 | void __iomem *bbar = tbl->bbar; | |
849 | u32 csr, csmr, plssr, mck, rcstat; | |
8a244590 MBY |
850 | void __iomem *target; |
851 | unsigned long phboff = phb_offset(tbl->it_busno); | |
852 | unsigned long erroff; | |
853 | u32 errregs[7]; | |
854 | int i; | |
855 | ||
856 | /* dump CSR */ | |
857 | target = calgary_reg(bbar, phboff | PHB_CSR_OFFSET); | |
858 | csr = be32_to_cpu(readl(target)); | |
859 | /* dump PLSSR */ | |
860 | target = calgary_reg(bbar, phboff | PHB_PLSSR_OFFSET); | |
861 | plssr = be32_to_cpu(readl(target)); | |
862 | /* dump CSMR */ | |
863 | target = calgary_reg(bbar, phboff | 0x290); | |
864 | csmr = be32_to_cpu(readl(target)); | |
865 | /* dump mck */ | |
866 | target = calgary_reg(bbar, phboff | 0x800); | |
867 | mck = be32_to_cpu(readl(target)); | |
868 | ||
8cb32dc7 MBY |
869 | printk(KERN_EMERG "Calgary: DMA error on CalIOC2 PHB 0x%x\n", |
870 | tbl->it_busno); | |
871 | ||
872 | printk(KERN_EMERG "Calgary: 0x%08x@CSR 0x%08x@PLSSR 0x%08x@CSMR 0x%08x@MCK\n", | |
873 | csr, plssr, csmr, mck); | |
8a244590 MBY |
874 | |
875 | /* dump rest of error regs */ | |
876 | printk(KERN_EMERG "Calgary: "); | |
877 | for (i = 0; i < ARRAY_SIZE(errregs); i++) { | |
7354b075 MBY |
878 | /* err regs are at 0x810 - 0x870 */ |
879 | erroff = (0x810 + (i * 0x10)); | |
8a244590 MBY |
880 | target = calgary_reg(bbar, phboff | erroff); |
881 | errregs[i] = be32_to_cpu(readl(target)); | |
882 | printk("0x%08x@0x%lx ", errregs[i], erroff); | |
883 | } | |
884 | printk("\n"); | |
8cb32dc7 MBY |
885 | |
886 | /* root complex status */ | |
887 | target = calgary_reg(bbar, phboff | PHB_ROOT_COMPLEX_STATUS); | |
888 | rcstat = be32_to_cpu(readl(target)); | |
889 | printk(KERN_EMERG "Calgary: 0x%08x@0x%x\n", rcstat, | |
890 | PHB_ROOT_COMPLEX_STATUS); | |
8a244590 MBY |
891 | } |
892 | ||
e465058d JM |
893 | static void calgary_watchdog(unsigned long data) |
894 | { | |
895 | struct pci_dev *dev = (struct pci_dev *)data; | |
08f1c192 | 896 | struct iommu_table *tbl = pci_iommu(dev->bus); |
e465058d JM |
897 | void __iomem *bbar = tbl->bbar; |
898 | u32 val32; | |
899 | void __iomem *target; | |
900 | ||
901 | target = calgary_reg(bbar, phb_offset(tbl->it_busno) | PHB_CSR_OFFSET); | |
902 | val32 = be32_to_cpu(readl(target)); | |
903 | ||
904 | /* If no error, the agent ID in the CSR is not valid */ | |
905 | if (val32 & CSR_AGENT_MASK) { | |
8cb32dc7 | 906 | tbl->chip_ops->dump_error_regs(tbl); |
8a244590 MBY |
907 | |
908 | /* reset error */ | |
e465058d JM |
909 | writel(0, target); |
910 | ||
911 | /* Disable bus that caused the error */ | |
912 | target = calgary_reg(bbar, phb_offset(tbl->it_busno) | | |
8a244590 | 913 | PHB_CONFIG_RW_OFFSET); |
e465058d JM |
914 | val32 = be32_to_cpu(readl(target)); |
915 | val32 |= PHB_SLOT_DISABLE; | |
916 | writel(cpu_to_be32(val32), target); | |
917 | readl(target); /* flush */ | |
918 | } else { | |
919 | /* Reset the timer */ | |
920 | mod_timer(&tbl->watchdog_timer, jiffies + 2 * HZ); | |
921 | } | |
922 | } | |
923 | ||
a2b663f6 MBY |
924 | static void __init calgary_set_split_completion_timeout(void __iomem *bbar, |
925 | unsigned char busnum, unsigned long timeout) | |
cb01fc72 MBY |
926 | { |
927 | u64 val64; | |
928 | void __iomem *target; | |
58db8548 | 929 | unsigned int phb_shift = ~0; /* silence gcc */ |
cb01fc72 MBY |
930 | u64 mask; |
931 | ||
932 | switch (busno_to_phbid(busnum)) { | |
933 | case 0: phb_shift = (63 - 19); | |
934 | break; | |
935 | case 1: phb_shift = (63 - 23); | |
936 | break; | |
937 | case 2: phb_shift = (63 - 27); | |
938 | break; | |
939 | case 3: phb_shift = (63 - 35); | |
940 | break; | |
941 | default: | |
942 | BUG_ON(busno_to_phbid(busnum)); | |
943 | } | |
944 | ||
945 | target = calgary_reg(bbar, CALGARY_CONFIG_REG); | |
946 | val64 = be64_to_cpu(readq(target)); | |
947 | ||
948 | /* zero out this PHB's timer bits */ | |
949 | mask = ~(0xFUL << phb_shift); | |
950 | val64 &= mask; | |
a2b663f6 | 951 | val64 |= (timeout << phb_shift); |
cb01fc72 MBY |
952 | writeq(cpu_to_be64(val64), target); |
953 | readq(target); /* flush */ | |
954 | } | |
955 | ||
31f3dff6 | 956 | static void __init calioc2_handle_quirks(struct iommu_table *tbl, struct pci_dev *dev) |
c3860108 MBY |
957 | { |
958 | unsigned char busnum = dev->bus->number; | |
959 | void __iomem *bbar = tbl->bbar; | |
960 | void __iomem *target; | |
961 | u32 val; | |
962 | ||
8bcf7705 MBY |
963 | /* |
964 | * CalIOC2 designers recommend setting bit 8 in 0xnDB0 to 1 | |
965 | */ | |
966 | target = calgary_reg(bbar, phb_offset(busnum) | PHB_SAVIOR_L2); | |
967 | val = cpu_to_be32(readl(target)); | |
968 | val |= 0x00800000; | |
969 | writel(cpu_to_be32(val), target); | |
c3860108 MBY |
970 | } |
971 | ||
31f3dff6 | 972 | static void __init calgary_handle_quirks(struct iommu_table *tbl, struct pci_dev *dev) |
b8d2ea1b MBY |
973 | { |
974 | unsigned char busnum = dev->bus->number; | |
b8d2ea1b MBY |
975 | |
976 | /* | |
977 | * Give split completion a longer timeout on bus 1 for aic94xx | |
978 | * http://bugzilla.kernel.org/show_bug.cgi?id=7180 | |
979 | */ | |
c3860108 | 980 | if (is_calgary(dev->device) && (busnum == 1)) |
b8d2ea1b MBY |
981 | calgary_set_split_completion_timeout(tbl->bbar, busnum, |
982 | CCR_2SEC_TIMEOUT); | |
983 | } | |
984 | ||
e465058d JM |
985 | static void __init calgary_enable_translation(struct pci_dev *dev) |
986 | { | |
987 | u32 val32; | |
988 | unsigned char busnum; | |
989 | void __iomem *target; | |
990 | void __iomem *bbar; | |
991 | struct iommu_table *tbl; | |
992 | ||
993 | busnum = dev->bus->number; | |
08f1c192 | 994 | tbl = pci_iommu(dev->bus); |
e465058d JM |
995 | bbar = tbl->bbar; |
996 | ||
997 | /* enable TCE in PHB Config Register */ | |
998 | target = calgary_reg(bbar, phb_offset(busnum) | PHB_CONFIG_RW_OFFSET); | |
999 | val32 = be32_to_cpu(readl(target)); | |
1000 | val32 |= PHB_TCE_ENABLE | PHB_DAC_DISABLE | PHB_MCSR_ENABLE; | |
1001 | ||
8a244590 MBY |
1002 | printk(KERN_INFO "Calgary: enabling translation on %s PHB %#x\n", |
1003 | (dev->device == PCI_DEVICE_ID_IBM_CALGARY) ? | |
1004 | "Calgary" : "CalIOC2", busnum); | |
e465058d JM |
1005 | printk(KERN_INFO "Calgary: errant DMAs will now be prevented on this " |
1006 | "bus.\n"); | |
1007 | ||
1008 | writel(cpu_to_be32(val32), target); | |
1009 | readl(target); /* flush */ | |
1010 | ||
1011 | init_timer(&tbl->watchdog_timer); | |
1012 | tbl->watchdog_timer.function = &calgary_watchdog; | |
1013 | tbl->watchdog_timer.data = (unsigned long)dev; | |
1014 | mod_timer(&tbl->watchdog_timer, jiffies); | |
1015 | } | |
1016 | ||
1017 | static void __init calgary_disable_translation(struct pci_dev *dev) | |
1018 | { | |
1019 | u32 val32; | |
1020 | unsigned char busnum; | |
1021 | void __iomem *target; | |
1022 | void __iomem *bbar; | |
1023 | struct iommu_table *tbl; | |
1024 | ||
1025 | busnum = dev->bus->number; | |
08f1c192 | 1026 | tbl = pci_iommu(dev->bus); |
e465058d JM |
1027 | bbar = tbl->bbar; |
1028 | ||
1029 | /* disable TCE in PHB Config Register */ | |
1030 | target = calgary_reg(bbar, phb_offset(busnum) | PHB_CONFIG_RW_OFFSET); | |
1031 | val32 = be32_to_cpu(readl(target)); | |
1032 | val32 &= ~(PHB_TCE_ENABLE | PHB_DAC_DISABLE | PHB_MCSR_ENABLE); | |
1033 | ||
70d666d6 | 1034 | printk(KERN_INFO "Calgary: disabling translation on PHB %#x!\n", busnum); |
e465058d JM |
1035 | writel(cpu_to_be32(val32), target); |
1036 | readl(target); /* flush */ | |
1037 | ||
1038 | del_timer_sync(&tbl->watchdog_timer); | |
1039 | } | |
1040 | ||
a4fc520a | 1041 | static void __init calgary_init_one_nontraslated(struct pci_dev *dev) |
e465058d | 1042 | { |
871b1700 | 1043 | pci_dev_get(dev); |
08f1c192 | 1044 | set_pci_iommu(dev->bus, NULL); |
8a244590 MBY |
1045 | |
1046 | /* is the device behind a bridge? */ | |
1047 | if (dev->bus->parent) | |
1048 | dev->bus->parent->self = dev; | |
1049 | else | |
1050 | dev->bus->self = dev; | |
e465058d JM |
1051 | } |
1052 | ||
1053 | static int __init calgary_init_one(struct pci_dev *dev) | |
1054 | { | |
e465058d | 1055 | void __iomem *bbar; |
ff297b8c | 1056 | struct iommu_table *tbl; |
e465058d JM |
1057 | int ret; |
1058 | ||
dedc9937 JM |
1059 | BUG_ON(dev->bus->number >= MAX_PHB_BUS_NUM); |
1060 | ||
eae93755 | 1061 | bbar = busno_to_bbar(dev->bus->number); |
e465058d JM |
1062 | ret = calgary_setup_tar(dev, bbar); |
1063 | if (ret) | |
eae93755 | 1064 | goto done; |
e465058d | 1065 | |
871b1700 | 1066 | pci_dev_get(dev); |
8a244590 MBY |
1067 | |
1068 | if (dev->bus->parent) { | |
1069 | if (dev->bus->parent->self) | |
1070 | printk(KERN_WARNING "Calgary: IEEEE, dev %p has " | |
1071 | "bus->parent->self!\n", dev); | |
1072 | dev->bus->parent->self = dev; | |
1073 | } else | |
1074 | dev->bus->self = dev; | |
b8d2ea1b | 1075 | |
08f1c192 | 1076 | tbl = pci_iommu(dev->bus); |
ff297b8c | 1077 | tbl->chip_ops->handle_quirks(tbl, dev); |
b8d2ea1b | 1078 | |
e465058d JM |
1079 | calgary_enable_translation(dev); |
1080 | ||
1081 | return 0; | |
1082 | ||
e465058d JM |
1083 | done: |
1084 | return ret; | |
1085 | } | |
1086 | ||
eae93755 | 1087 | static int __init calgary_locate_bbars(void) |
e465058d | 1088 | { |
eae93755 MBY |
1089 | int ret; |
1090 | int rioidx, phb, bus; | |
b34e90b8 LV |
1091 | void __iomem *bbar; |
1092 | void __iomem *target; | |
eae93755 | 1093 | unsigned long offset; |
b34e90b8 LV |
1094 | u8 start_bus, end_bus; |
1095 | u32 val; | |
1096 | ||
eae93755 MBY |
1097 | ret = -ENODATA; |
1098 | for (rioidx = 0; rioidx < rio_table_hdr->num_rio_dev; rioidx++) { | |
1099 | struct rio_detail *rio = rio_devs[rioidx]; | |
b34e90b8 | 1100 | |
eae93755 | 1101 | if ((rio->type != COMPAT_CALGARY) && (rio->type != ALT_CALGARY)) |
b34e90b8 LV |
1102 | continue; |
1103 | ||
1104 | /* map entire 1MB of Calgary config space */ | |
eae93755 MBY |
1105 | bbar = ioremap_nocache(rio->BBAR, 1024 * 1024); |
1106 | if (!bbar) | |
1107 | goto error; | |
b34e90b8 LV |
1108 | |
1109 | for (phb = 0; phb < PHBS_PER_CALGARY; phb++) { | |
eae93755 MBY |
1110 | offset = phb_debug_offsets[phb] | PHB_DEBUG_STUFF_OFFSET; |
1111 | target = calgary_reg(bbar, offset); | |
b34e90b8 | 1112 | |
b34e90b8 | 1113 | val = be32_to_cpu(readl(target)); |
8a244590 | 1114 | |
b34e90b8 | 1115 | start_bus = (u8)((val & 0x00FF0000) >> 16); |
eae93755 | 1116 | end_bus = (u8)((val & 0x0000FF00) >> 8); |
8a244590 MBY |
1117 | |
1118 | if (end_bus) { | |
1119 | for (bus = start_bus; bus <= end_bus; bus++) { | |
1120 | bus_info[bus].bbar = bbar; | |
1121 | bus_info[bus].phbid = phb; | |
1122 | } | |
1123 | } else { | |
1124 | bus_info[start_bus].bbar = bbar; | |
1125 | bus_info[start_bus].phbid = phb; | |
b34e90b8 LV |
1126 | } |
1127 | } | |
1128 | } | |
1129 | ||
eae93755 MBY |
1130 | return 0; |
1131 | ||
1132 | error: | |
1133 | /* scan bus_info and iounmap any bbars we previously ioremap'd */ | |
1134 | for (bus = 0; bus < ARRAY_SIZE(bus_info); bus++) | |
1135 | if (bus_info[bus].bbar) | |
1136 | iounmap(bus_info[bus].bbar); | |
1137 | ||
1138 | return ret; | |
1139 | } | |
1140 | ||
1141 | static int __init calgary_init(void) | |
1142 | { | |
1143 | int ret; | |
1144 | struct pci_dev *dev = NULL; | |
bc3c6058 | 1145 | struct calgary_bus_info *info; |
eae93755 MBY |
1146 | |
1147 | ret = calgary_locate_bbars(); | |
1148 | if (ret) | |
1149 | return ret; | |
e465058d | 1150 | |
95b68dec C |
1151 | /* Purely for kdump kernel case */ |
1152 | if (is_kdump_kernel()) | |
1153 | get_tce_space_from_tar(); | |
1154 | ||
dedc9937 | 1155 | do { |
8a244590 | 1156 | dev = pci_get_device(PCI_VENDOR_ID_IBM, PCI_ANY_ID, dev); |
e465058d JM |
1157 | if (!dev) |
1158 | break; | |
8a244590 MBY |
1159 | if (!is_cal_pci_dev(dev->device)) |
1160 | continue; | |
bc3c6058 MBY |
1161 | |
1162 | info = &bus_info[dev->bus->number]; | |
1163 | if (info->translation_disabled) { | |
e465058d JM |
1164 | calgary_init_one_nontraslated(dev); |
1165 | continue; | |
1166 | } | |
bc3c6058 MBY |
1167 | |
1168 | if (!info->tce_space && !translate_empty_slots) | |
e465058d | 1169 | continue; |
12de257b | 1170 | |
e465058d JM |
1171 | ret = calgary_init_one(dev); |
1172 | if (ret) | |
1173 | goto error; | |
dedc9937 | 1174 | } while (1); |
e465058d | 1175 | |
1956a96d AB |
1176 | dev = NULL; |
1177 | for_each_pci_dev(dev) { | |
1178 | struct iommu_table *tbl; | |
1179 | ||
1180 | tbl = find_iommu_table(&dev->dev); | |
1181 | ||
1182 | if (translation_enabled(tbl)) | |
1183 | dev->dev.archdata.dma_ops = &calgary_dma_ops; | |
1184 | } | |
1185 | ||
e465058d JM |
1186 | return ret; |
1187 | ||
1188 | error: | |
dedc9937 | 1189 | do { |
a2b5d877 | 1190 | dev = pci_get_device(PCI_VENDOR_ID_IBM, PCI_ANY_ID, dev); |
9f2dc46d MBY |
1191 | if (!dev) |
1192 | break; | |
8a244590 MBY |
1193 | if (!is_cal_pci_dev(dev->device)) |
1194 | continue; | |
bc3c6058 MBY |
1195 | |
1196 | info = &bus_info[dev->bus->number]; | |
1197 | if (info->translation_disabled) { | |
e465058d JM |
1198 | pci_dev_put(dev); |
1199 | continue; | |
1200 | } | |
bc3c6058 | 1201 | if (!info->tce_space && !translate_empty_slots) |
e465058d | 1202 | continue; |
871b1700 | 1203 | |
e465058d | 1204 | calgary_disable_translation(dev); |
b8f4fe66 | 1205 | calgary_free_bus(dev); |
871b1700 | 1206 | pci_dev_put(dev); /* Undo calgary_init_one()'s pci_dev_get() */ |
1956a96d | 1207 | dev->dev.archdata.dma_ops = NULL; |
dedc9937 | 1208 | } while (1); |
e465058d JM |
1209 | |
1210 | return ret; | |
1211 | } | |
1212 | ||
1213 | static inline int __init determine_tce_table_size(u64 ram) | |
1214 | { | |
1215 | int ret; | |
1216 | ||
1217 | if (specified_table_size != TCE_TABLE_SIZE_UNSPECIFIED) | |
1218 | return specified_table_size; | |
1219 | ||
1220 | /* | |
1221 | * Table sizes are from 0 to 7 (TCE_TABLE_SIZE_64K to | |
1222 | * TCE_TABLE_SIZE_8M). Table size 0 has 8K entries and each | |
1223 | * larger table size has twice as many entries, so shift the | |
1224 | * max ram address by 13 to divide by 8K and then look at the | |
1225 | * order of the result to choose between 0-7. | |
1226 | */ | |
1227 | ret = get_order(ram >> 13); | |
1228 | if (ret > TCE_TABLE_SIZE_8M) | |
1229 | ret = TCE_TABLE_SIZE_8M; | |
1230 | ||
1231 | return ret; | |
1232 | } | |
1233 | ||
b34e90b8 LV |
1234 | static int __init build_detail_arrays(void) |
1235 | { | |
1236 | unsigned long ptr; | |
85d57797 DH |
1237 | unsigned numnodes, i; |
1238 | int scal_detail_size, rio_detail_size; | |
b34e90b8 | 1239 | |
85d57797 DH |
1240 | numnodes = rio_table_hdr->num_scal_dev; |
1241 | if (numnodes > MAX_NUMNODES){ | |
b34e90b8 | 1242 | printk(KERN_WARNING |
eae93755 | 1243 | "Calgary: MAX_NUMNODES too low! Defined as %d, " |
b34e90b8 | 1244 | "but system has %d nodes.\n", |
85d57797 | 1245 | MAX_NUMNODES, numnodes); |
b34e90b8 LV |
1246 | return -ENODEV; |
1247 | } | |
1248 | ||
1249 | switch (rio_table_hdr->version){ | |
b34e90b8 LV |
1250 | case 2: |
1251 | scal_detail_size = 11; | |
1252 | rio_detail_size = 13; | |
1253 | break; | |
1254 | case 3: | |
1255 | scal_detail_size = 12; | |
1256 | rio_detail_size = 15; | |
1257 | break; | |
eae93755 MBY |
1258 | default: |
1259 | printk(KERN_WARNING | |
1260 | "Calgary: Invalid Rio Grande Table Version: %d\n", | |
1261 | rio_table_hdr->version); | |
1262 | return -EPROTO; | |
b34e90b8 LV |
1263 | } |
1264 | ||
1265 | ptr = ((unsigned long)rio_table_hdr) + 3; | |
85d57797 | 1266 | for (i = 0; i < numnodes; i++, ptr += scal_detail_size) |
b34e90b8 LV |
1267 | scal_devs[i] = (struct scal_detail *)ptr; |
1268 | ||
1269 | for (i = 0; i < rio_table_hdr->num_rio_dev; | |
1270 | i++, ptr += rio_detail_size) | |
1271 | rio_devs[i] = (struct rio_detail *)ptr; | |
1272 | ||
1273 | return 0; | |
1274 | } | |
1275 | ||
8a244590 | 1276 | static int __init calgary_bus_has_devices(int bus, unsigned short pci_dev) |
e465058d | 1277 | { |
8a244590 | 1278 | int dev; |
e465058d | 1279 | u32 val; |
8a244590 MBY |
1280 | |
1281 | if (pci_dev == PCI_DEVICE_ID_IBM_CALIOC2) { | |
1282 | /* | |
1283 | * FIXME: properly scan for devices accross the | |
1284 | * PCI-to-PCI bridge on every CalIOC2 port. | |
1285 | */ | |
1286 | return 1; | |
1287 | } | |
1288 | ||
1289 | for (dev = 1; dev < 8; dev++) { | |
1290 | val = read_pci_config(bus, dev, 0, 0); | |
1291 | if (val != 0xffffffff) | |
1292 | break; | |
1293 | } | |
1294 | return (val != 0xffffffff); | |
1295 | } | |
1296 | ||
95b68dec C |
1297 | /* |
1298 | * calgary_init_bitmap_from_tce_table(): | |
1299 | * Funtion for kdump case. In the second/kdump kernel initialize | |
1300 | * the bitmap based on the tce table entries obtained from first kernel | |
1301 | */ | |
1302 | static void calgary_init_bitmap_from_tce_table(struct iommu_table *tbl) | |
1303 | { | |
1304 | u64 *tp; | |
1305 | unsigned int index; | |
1306 | tp = ((u64 *)tbl->it_base); | |
1307 | for (index = 0 ; index < tbl->it_size; index++) { | |
1308 | if (*tp != 0x0) | |
1309 | set_bit(index, tbl->it_map); | |
1310 | tp++; | |
1311 | } | |
1312 | } | |
1313 | ||
1314 | /* | |
1315 | * get_tce_space_from_tar(): | |
1316 | * Function for kdump case. Get the tce tables from first kernel | |
3ad2f3fb | 1317 | * by reading the contents of the base address register of calgary iommu |
95b68dec | 1318 | */ |
f7106662 | 1319 | static void __init get_tce_space_from_tar(void) |
95b68dec C |
1320 | { |
1321 | int bus; | |
1322 | void __iomem *target; | |
1323 | unsigned long tce_space; | |
1324 | ||
1325 | for (bus = 0; bus < MAX_PHB_BUS_NUM; bus++) { | |
1326 | struct calgary_bus_info *info = &bus_info[bus]; | |
1327 | unsigned short pci_device; | |
1328 | u32 val; | |
1329 | ||
1330 | val = read_pci_config(bus, 0, 0, 0); | |
1331 | pci_device = (val & 0xFFFF0000) >> 16; | |
1332 | ||
1333 | if (!is_cal_pci_dev(pci_device)) | |
1334 | continue; | |
1335 | if (info->translation_disabled) | |
1336 | continue; | |
1337 | ||
1338 | if (calgary_bus_has_devices(bus, pci_device) || | |
1339 | translate_empty_slots) { | |
1340 | target = calgary_reg(bus_info[bus].bbar, | |
1341 | tar_offset(bus)); | |
1342 | tce_space = be64_to_cpu(readq(target)); | |
1343 | tce_space = tce_space & TAR_SW_BITS; | |
1344 | ||
1345 | tce_space = tce_space & (~specified_table_size); | |
1346 | info->tce_space = (u64 *)__va(tce_space); | |
1347 | } | |
1348 | } | |
1349 | return; | |
1350 | } | |
1351 | ||
f4131c62 FT |
1352 | static int __init calgary_iommu_init(void) |
1353 | { | |
1354 | int ret; | |
1355 | ||
1356 | /* ok, we're trying to use Calgary - let's roll */ | |
1357 | printk(KERN_INFO "PCI-DMA: Using Calgary IOMMU\n"); | |
1358 | ||
1359 | ret = calgary_init(); | |
1360 | if (ret) { | |
1361 | printk(KERN_ERR "PCI-DMA: Calgary init failed %d, " | |
1362 | "falling back to no_iommu\n", ret); | |
1363 | return ret; | |
1364 | } | |
1365 | ||
f4131c62 FT |
1366 | return 0; |
1367 | } | |
d7b9f7be | 1368 | |
8a244590 MBY |
1369 | void __init detect_calgary(void) |
1370 | { | |
d2105b10 | 1371 | int bus; |
e465058d | 1372 | void *tbl; |
d2105b10 | 1373 | int calgary_found = 0; |
b34e90b8 | 1374 | unsigned long ptr; |
136f1e7a | 1375 | unsigned int offset, prev_offset; |
eae93755 | 1376 | int ret; |
e465058d JM |
1377 | |
1378 | /* | |
1379 | * if the user specified iommu=off or iommu=soft or we found | |
1380 | * another HW IOMMU already, bail out. | |
1381 | */ | |
75f1cdf1 | 1382 | if (no_iommu || iommu_detected) |
e465058d JM |
1383 | return; |
1384 | ||
bff6547b MBY |
1385 | if (!use_calgary) |
1386 | return; | |
1387 | ||
0637a70a AK |
1388 | if (!early_pci_allowed()) |
1389 | return; | |
1390 | ||
b92cc559 MBY |
1391 | printk(KERN_DEBUG "Calgary: detecting Calgary via BIOS EBDA area\n"); |
1392 | ||
b34e90b8 LV |
1393 | ptr = (unsigned long)phys_to_virt(get_bios_ebda()); |
1394 | ||
1395 | rio_table_hdr = NULL; | |
136f1e7a | 1396 | prev_offset = 0; |
b34e90b8 | 1397 | offset = 0x180; |
136f1e7a IM |
1398 | /* |
1399 | * The next offset is stored in the 1st word. | |
1400 | * Only parse up until the offset increases: | |
1401 | */ | |
1402 | while (offset > prev_offset) { | |
b34e90b8 LV |
1403 | /* The block id is stored in the 2nd word */ |
1404 | if (*((unsigned short *)(ptr + offset + 2)) == 0x4752){ | |
1405 | /* set the pointer past the offset & block id */ | |
eae93755 | 1406 | rio_table_hdr = (struct rio_table_hdr *)(ptr + offset + 4); |
b34e90b8 LV |
1407 | break; |
1408 | } | |
136f1e7a | 1409 | prev_offset = offset; |
b34e90b8 LV |
1410 | offset = *((unsigned short *)(ptr + offset)); |
1411 | } | |
eae93755 | 1412 | if (!rio_table_hdr) { |
b92cc559 MBY |
1413 | printk(KERN_DEBUG "Calgary: Unable to locate Rio Grande table " |
1414 | "in EBDA - bailing!\n"); | |
b34e90b8 LV |
1415 | return; |
1416 | } | |
1417 | ||
eae93755 MBY |
1418 | ret = build_detail_arrays(); |
1419 | if (ret) { | |
b92cc559 | 1420 | printk(KERN_DEBUG "Calgary: build_detail_arrays ret %d\n", ret); |
b34e90b8 | 1421 | return; |
eae93755 | 1422 | } |
b34e90b8 | 1423 | |
95b68dec C |
1424 | specified_table_size = determine_tce_table_size((is_kdump_kernel() ? |
1425 | saved_max_pfn : max_pfn) * PAGE_SIZE); | |
e465058d | 1426 | |
d2105b10 | 1427 | for (bus = 0; bus < MAX_PHB_BUS_NUM; bus++) { |
f38db651 | 1428 | struct calgary_bus_info *info = &bus_info[bus]; |
8a244590 MBY |
1429 | unsigned short pci_device; |
1430 | u32 val; | |
1431 | ||
1432 | val = read_pci_config(bus, 0, 0, 0); | |
1433 | pci_device = (val & 0xFFFF0000) >> 16; | |
d2105b10 | 1434 | |
8a244590 | 1435 | if (!is_cal_pci_dev(pci_device)) |
e465058d | 1436 | continue; |
d2105b10 | 1437 | |
f38db651 | 1438 | if (info->translation_disabled) |
e465058d | 1439 | continue; |
f38db651 | 1440 | |
8a244590 MBY |
1441 | if (calgary_bus_has_devices(bus, pci_device) || |
1442 | translate_empty_slots) { | |
95b68dec C |
1443 | /* |
1444 | * If it is kdump kernel, find and use tce tables | |
1445 | * from first kernel, else allocate tce tables here | |
1446 | */ | |
1447 | if (!is_kdump_kernel()) { | |
1448 | tbl = alloc_tce_table(); | |
1449 | if (!tbl) | |
1450 | goto cleanup; | |
1451 | info->tce_space = tbl; | |
1452 | } | |
8a244590 | 1453 | calgary_found = 1; |
d2105b10 | 1454 | } |
e465058d JM |
1455 | } |
1456 | ||
b92cc559 MBY |
1457 | printk(KERN_DEBUG "Calgary: finished detection, Calgary %s\n", |
1458 | calgary_found ? "found" : "not found"); | |
1459 | ||
d2105b10 | 1460 | if (calgary_found) { |
e465058d JM |
1461 | iommu_detected = 1; |
1462 | calgary_detected = 1; | |
de684652 | 1463 | printk(KERN_INFO "PCI-DMA: Calgary IOMMU detected.\n"); |
7e05575c FT |
1464 | printk(KERN_INFO "PCI-DMA: Calgary TCE table spec is %d\n", |
1465 | specified_table_size); | |
1956a96d | 1466 | |
d7b9f7be | 1467 | x86_init.iommu.iommu_init = calgary_iommu_init; |
e465058d JM |
1468 | } |
1469 | return; | |
1470 | ||
1471 | cleanup: | |
f38db651 MBY |
1472 | for (--bus; bus >= 0; --bus) { |
1473 | struct calgary_bus_info *info = &bus_info[bus]; | |
1474 | ||
1475 | if (info->tce_space) | |
1476 | free_tce_table(info->tce_space); | |
1477 | } | |
e465058d JM |
1478 | } |
1479 | ||
e465058d JM |
1480 | static int __init calgary_parse_options(char *p) |
1481 | { | |
1482 | unsigned int bridge; | |
1483 | size_t len; | |
1484 | char* endp; | |
1485 | ||
1486 | while (*p) { | |
1487 | if (!strncmp(p, "64k", 3)) | |
1488 | specified_table_size = TCE_TABLE_SIZE_64K; | |
1489 | else if (!strncmp(p, "128k", 4)) | |
1490 | specified_table_size = TCE_TABLE_SIZE_128K; | |
1491 | else if (!strncmp(p, "256k", 4)) | |
1492 | specified_table_size = TCE_TABLE_SIZE_256K; | |
1493 | else if (!strncmp(p, "512k", 4)) | |
1494 | specified_table_size = TCE_TABLE_SIZE_512K; | |
1495 | else if (!strncmp(p, "1M", 2)) | |
1496 | specified_table_size = TCE_TABLE_SIZE_1M; | |
1497 | else if (!strncmp(p, "2M", 2)) | |
1498 | specified_table_size = TCE_TABLE_SIZE_2M; | |
1499 | else if (!strncmp(p, "4M", 2)) | |
1500 | specified_table_size = TCE_TABLE_SIZE_4M; | |
1501 | else if (!strncmp(p, "8M", 2)) | |
1502 | specified_table_size = TCE_TABLE_SIZE_8M; | |
1503 | ||
1504 | len = strlen("translate_empty_slots"); | |
1505 | if (!strncmp(p, "translate_empty_slots", len)) | |
1506 | translate_empty_slots = 1; | |
1507 | ||
1508 | len = strlen("disable"); | |
1509 | if (!strncmp(p, "disable", len)) { | |
1510 | p += len; | |
1511 | if (*p == '=') | |
1512 | ++p; | |
1513 | if (*p == '\0') | |
1514 | break; | |
eff79aee | 1515 | bridge = simple_strtoul(p, &endp, 0); |
e465058d JM |
1516 | if (p == endp) |
1517 | break; | |
1518 | ||
d2105b10 | 1519 | if (bridge < MAX_PHB_BUS_NUM) { |
e465058d | 1520 | printk(KERN_INFO "Calgary: disabling " |
70d666d6 | 1521 | "translation for PHB %#x\n", bridge); |
f38db651 | 1522 | bus_info[bridge].translation_disabled = 1; |
e465058d JM |
1523 | } |
1524 | } | |
1525 | ||
1526 | p = strpbrk(p, ","); | |
1527 | if (!p) | |
1528 | break; | |
1529 | ||
1530 | p++; /* skip ',' */ | |
1531 | } | |
1532 | return 1; | |
1533 | } | |
1534 | __setup("calgary=", calgary_parse_options); | |
07877cf6 MBY |
1535 | |
1536 | static void __init calgary_fixup_one_tce_space(struct pci_dev *dev) | |
1537 | { | |
1538 | struct iommu_table *tbl; | |
1539 | unsigned int npages; | |
1540 | int i; | |
1541 | ||
08f1c192 | 1542 | tbl = pci_iommu(dev->bus); |
07877cf6 MBY |
1543 | |
1544 | for (i = 0; i < 4; i++) { | |
1545 | struct resource *r = &dev->resource[PCI_BRIDGE_RESOURCES + i]; | |
1546 | ||
1547 | /* Don't give out TCEs that map MEM resources */ | |
1548 | if (!(r->flags & IORESOURCE_MEM)) | |
1549 | continue; | |
1550 | ||
1551 | /* 0-based? we reserve the whole 1st MB anyway */ | |
1552 | if (!r->start) | |
1553 | continue; | |
1554 | ||
1555 | /* cover the whole region */ | |
1556 | npages = (r->end - r->start) >> PAGE_SHIFT; | |
1557 | npages++; | |
1558 | ||
07877cf6 MBY |
1559 | iommu_range_reserve(tbl, r->start, npages); |
1560 | } | |
1561 | } | |
1562 | ||
1563 | static int __init calgary_fixup_tce_spaces(void) | |
1564 | { | |
1565 | struct pci_dev *dev = NULL; | |
bc3c6058 | 1566 | struct calgary_bus_info *info; |
07877cf6 MBY |
1567 | |
1568 | if (no_iommu || swiotlb || !calgary_detected) | |
1569 | return -ENODEV; | |
1570 | ||
12de257b | 1571 | printk(KERN_DEBUG "Calgary: fixing up tce spaces\n"); |
07877cf6 MBY |
1572 | |
1573 | do { | |
1574 | dev = pci_get_device(PCI_VENDOR_ID_IBM, PCI_ANY_ID, dev); | |
1575 | if (!dev) | |
1576 | break; | |
1577 | if (!is_cal_pci_dev(dev->device)) | |
1578 | continue; | |
bc3c6058 MBY |
1579 | |
1580 | info = &bus_info[dev->bus->number]; | |
1581 | if (info->translation_disabled) | |
07877cf6 MBY |
1582 | continue; |
1583 | ||
bc3c6058 | 1584 | if (!info->tce_space) |
07877cf6 MBY |
1585 | continue; |
1586 | ||
1587 | calgary_fixup_one_tce_space(dev); | |
1588 | ||
1589 | } while (1); | |
1590 | ||
1591 | return 0; | |
1592 | } | |
1593 | ||
1594 | /* | |
1595 | * We need to be call after pcibios_assign_resources (fs_initcall level) | |
1596 | * and before device_initcall. | |
1597 | */ | |
1598 | rootfs_initcall(calgary_fixup_tce_spaces); |