]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
1da177e4 LT |
2 | * Copyright (C) 1994 Linus Torvalds |
3 | * | |
4 | * Pentium III FXSR, SSE support | |
5 | * General FPU state handling cleanups | |
6 | * Gareth Hughes <gareth@valinux.com>, May 2000 | |
7 | */ | |
129f6946 | 8 | #include <linux/module.h> |
44210111 | 9 | #include <linux/regset.h> |
f668964e | 10 | #include <linux/sched.h> |
5a0e3ad6 | 11 | #include <linux/slab.h> |
f668964e IM |
12 | |
13 | #include <asm/sigcontext.h> | |
1da177e4 | 14 | #include <asm/processor.h> |
1da177e4 | 15 | #include <asm/math_emu.h> |
1da177e4 | 16 | #include <asm/uaccess.h> |
f668964e IM |
17 | #include <asm/ptrace.h> |
18 | #include <asm/i387.h> | |
19 | #include <asm/user.h> | |
1da177e4 | 20 | |
44210111 | 21 | #ifdef CONFIG_X86_64 |
f668964e IM |
22 | # include <asm/sigcontext32.h> |
23 | # include <asm/user32.h> | |
44210111 | 24 | #else |
ab513701 SS |
25 | # define save_i387_xstate_ia32 save_i387_xstate |
26 | # define restore_i387_xstate_ia32 restore_i387_xstate | |
f668964e | 27 | # define _fpstate_ia32 _fpstate |
ab513701 | 28 | # define _xstate_ia32 _xstate |
3c1c7f10 | 29 | # define sig_xstate_ia32_size sig_xstate_size |
c37b5efe | 30 | # define fx_sw_reserved_ia32 fx_sw_reserved |
f668964e IM |
31 | # define user_i387_ia32_struct user_i387_struct |
32 | # define user32_fxsr_struct user_fxsr_struct | |
44210111 RM |
33 | #endif |
34 | ||
1da177e4 | 35 | #ifdef CONFIG_MATH_EMULATION |
f668964e | 36 | # define HAVE_HWFP (boot_cpu_data.hard_math) |
1da177e4 | 37 | #else |
f668964e | 38 | # define HAVE_HWFP 1 |
1da177e4 LT |
39 | #endif |
40 | ||
f668964e | 41 | static unsigned int mxcsr_feature_mask __read_mostly = 0xffffffffu; |
61c4628b | 42 | unsigned int xstate_size; |
3c1c7f10 | 43 | unsigned int sig_xstate_ia32_size = sizeof(struct _fpstate_ia32); |
61c4628b | 44 | static struct i387_fxsave_struct fx_scratch __cpuinitdata; |
1da177e4 | 45 | |
61c4628b | 46 | void __cpuinit mxcsr_feature_mask_init(void) |
1da177e4 LT |
47 | { |
48 | unsigned long mask = 0; | |
f668964e | 49 | |
1da177e4 LT |
50 | clts(); |
51 | if (cpu_has_fxsr) { | |
61c4628b SS |
52 | memset(&fx_scratch, 0, sizeof(struct i387_fxsave_struct)); |
53 | asm volatile("fxsave %0" : : "m" (fx_scratch)); | |
54 | mask = fx_scratch.mxcsr_mask; | |
3b095a04 CG |
55 | if (mask == 0) |
56 | mask = 0x0000ffbf; | |
57 | } | |
1da177e4 LT |
58 | mxcsr_feature_mask &= mask; |
59 | stts(); | |
60 | } | |
61 | ||
0e49bf66 | 62 | static void __cpuinit init_thread_xstate(void) |
61c4628b | 63 | { |
0e49bf66 RR |
64 | /* |
65 | * Note that xstate_size might be overwriten later during | |
66 | * xsave_init(). | |
67 | */ | |
68 | ||
e8a496ac SS |
69 | if (!HAVE_HWFP) { |
70 | xstate_size = sizeof(struct i387_soft_struct); | |
71 | return; | |
72 | } | |
73 | ||
61c4628b SS |
74 | if (cpu_has_fxsr) |
75 | xstate_size = sizeof(struct i387_fxsave_struct); | |
76 | #ifdef CONFIG_X86_32 | |
77 | else | |
78 | xstate_size = sizeof(struct i387_fsave_struct); | |
79 | #endif | |
61c4628b SS |
80 | } |
81 | ||
44210111 RM |
82 | #ifdef CONFIG_X86_64 |
83 | /* | |
84 | * Called at bootup to set up the initial FPU state that is later cloned | |
85 | * into all processes. | |
86 | */ | |
0e49bf66 | 87 | |
44210111 RM |
88 | void __cpuinit fpu_init(void) |
89 | { | |
90 | unsigned long oldcr0 = read_cr0(); | |
f668964e | 91 | |
44210111 RM |
92 | set_in_cr4(X86_CR4_OSFXSR); |
93 | set_in_cr4(X86_CR4_OSXMMEXCPT); | |
94 | ||
f668964e | 95 | write_cr0(oldcr0 & ~(X86_CR0_TS|X86_CR0_EM)); /* clear TS and EM */ |
44210111 | 96 | |
0e49bf66 RR |
97 | if (!smp_processor_id()) |
98 | init_thread_xstate(); | |
dc1e35c6 | 99 | |
44210111 RM |
100 | mxcsr_feature_mask_init(); |
101 | /* clean state in init */ | |
c9ad4882 | 102 | current_thread_info()->status = 0; |
44210111 RM |
103 | clear_used_math(); |
104 | } | |
0e49bf66 RR |
105 | |
106 | #else /* CONFIG_X86_64 */ | |
107 | ||
108 | void __cpuinit fpu_init(void) | |
109 | { | |
110 | if (!smp_processor_id()) | |
111 | init_thread_xstate(); | |
112 | } | |
113 | ||
114 | #endif /* CONFIG_X86_32 */ | |
44210111 | 115 | |
86603283 | 116 | static void fpu_finit(struct fpu *fpu) |
1da177e4 | 117 | { |
e8a496ac SS |
118 | #ifdef CONFIG_X86_32 |
119 | if (!HAVE_HWFP) { | |
86603283 AK |
120 | finit_soft_fpu(&fpu->state->soft); |
121 | return; | |
e8a496ac SS |
122 | } |
123 | #endif | |
124 | ||
1da177e4 | 125 | if (cpu_has_fxsr) { |
86603283 | 126 | struct i387_fxsave_struct *fx = &fpu->state->fxsave; |
61c4628b SS |
127 | |
128 | memset(fx, 0, xstate_size); | |
129 | fx->cwd = 0x37f; | |
1da177e4 | 130 | if (cpu_has_xmm) |
61c4628b | 131 | fx->mxcsr = MXCSR_DEFAULT; |
1da177e4 | 132 | } else { |
86603283 | 133 | struct i387_fsave_struct *fp = &fpu->state->fsave; |
61c4628b SS |
134 | memset(fp, 0, xstate_size); |
135 | fp->cwd = 0xffff037fu; | |
136 | fp->swd = 0xffff0000u; | |
137 | fp->twd = 0xffffffffu; | |
138 | fp->fos = 0xffff0000u; | |
1da177e4 | 139 | } |
86603283 AK |
140 | } |
141 | ||
142 | /* | |
143 | * The _current_ task is using the FPU for the first time | |
144 | * so initialize it and set the mxcsr to its default | |
145 | * value at reset if we support XMM instructions and then | |
146 | * remeber the current task has used the FPU. | |
147 | */ | |
148 | int init_fpu(struct task_struct *tsk) | |
149 | { | |
150 | int ret; | |
151 | ||
152 | if (tsk_used_math(tsk)) { | |
153 | if (HAVE_HWFP && tsk == current) | |
154 | unlazy_fpu(tsk); | |
155 | return 0; | |
156 | } | |
157 | ||
44210111 | 158 | /* |
86603283 | 159 | * Memory allocation at the first usage of the FPU and other state. |
44210111 | 160 | */ |
86603283 AK |
161 | ret = fpu_alloc(&tsk->thread.fpu); |
162 | if (ret) | |
163 | return ret; | |
164 | ||
165 | fpu_finit(&tsk->thread.fpu); | |
166 | ||
1da177e4 | 167 | set_stopped_child_used_math(tsk); |
aa283f49 | 168 | return 0; |
1da177e4 LT |
169 | } |
170 | ||
5b3efd50 SS |
171 | /* |
172 | * The xstateregs_active() routine is the same as the fpregs_active() routine, | |
173 | * as the "regset->n" for the xstate regset will be updated based on the feature | |
174 | * capabilites supported by the xsave. | |
175 | */ | |
44210111 RM |
176 | int fpregs_active(struct task_struct *target, const struct user_regset *regset) |
177 | { | |
178 | return tsk_used_math(target) ? regset->n : 0; | |
179 | } | |
1da177e4 | 180 | |
44210111 | 181 | int xfpregs_active(struct task_struct *target, const struct user_regset *regset) |
1da177e4 | 182 | { |
44210111 RM |
183 | return (cpu_has_fxsr && tsk_used_math(target)) ? regset->n : 0; |
184 | } | |
1da177e4 | 185 | |
44210111 RM |
186 | int xfpregs_get(struct task_struct *target, const struct user_regset *regset, |
187 | unsigned int pos, unsigned int count, | |
188 | void *kbuf, void __user *ubuf) | |
189 | { | |
aa283f49 SS |
190 | int ret; |
191 | ||
44210111 RM |
192 | if (!cpu_has_fxsr) |
193 | return -ENODEV; | |
194 | ||
aa283f49 SS |
195 | ret = init_fpu(target); |
196 | if (ret) | |
197 | return ret; | |
44210111 | 198 | |
29104e10 SS |
199 | sanitize_i387_state(target); |
200 | ||
44210111 | 201 | return user_regset_copyout(&pos, &count, &kbuf, &ubuf, |
86603283 | 202 | &target->thread.fpu.state->fxsave, 0, -1); |
1da177e4 | 203 | } |
44210111 RM |
204 | |
205 | int xfpregs_set(struct task_struct *target, const struct user_regset *regset, | |
206 | unsigned int pos, unsigned int count, | |
207 | const void *kbuf, const void __user *ubuf) | |
208 | { | |
209 | int ret; | |
210 | ||
211 | if (!cpu_has_fxsr) | |
212 | return -ENODEV; | |
213 | ||
aa283f49 SS |
214 | ret = init_fpu(target); |
215 | if (ret) | |
216 | return ret; | |
217 | ||
29104e10 SS |
218 | sanitize_i387_state(target); |
219 | ||
44210111 | 220 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, |
86603283 | 221 | &target->thread.fpu.state->fxsave, 0, -1); |
44210111 RM |
222 | |
223 | /* | |
224 | * mxcsr reserved bits must be masked to zero for security reasons. | |
225 | */ | |
86603283 | 226 | target->thread.fpu.state->fxsave.mxcsr &= mxcsr_feature_mask; |
44210111 | 227 | |
42deec6f SS |
228 | /* |
229 | * update the header bits in the xsave header, indicating the | |
230 | * presence of FP and SSE state. | |
231 | */ | |
232 | if (cpu_has_xsave) | |
86603283 | 233 | target->thread.fpu.state->xsave.xsave_hdr.xstate_bv |= XSTATE_FPSSE; |
42deec6f | 234 | |
44210111 RM |
235 | return ret; |
236 | } | |
237 | ||
5b3efd50 SS |
238 | int xstateregs_get(struct task_struct *target, const struct user_regset *regset, |
239 | unsigned int pos, unsigned int count, | |
240 | void *kbuf, void __user *ubuf) | |
241 | { | |
242 | int ret; | |
243 | ||
244 | if (!cpu_has_xsave) | |
245 | return -ENODEV; | |
246 | ||
247 | ret = init_fpu(target); | |
248 | if (ret) | |
249 | return ret; | |
250 | ||
251 | /* | |
ff7fbc72 SS |
252 | * Copy the 48bytes defined by the software first into the xstate |
253 | * memory layout in the thread struct, so that we can copy the entire | |
254 | * xstateregs to the user using one user_regset_copyout(). | |
5b3efd50 | 255 | */ |
86603283 | 256 | memcpy(&target->thread.fpu.state->fxsave.sw_reserved, |
ff7fbc72 | 257 | xstate_fx_sw_bytes, sizeof(xstate_fx_sw_bytes)); |
5b3efd50 SS |
258 | |
259 | /* | |
ff7fbc72 | 260 | * Copy the xstate memory layout. |
5b3efd50 SS |
261 | */ |
262 | ret = user_regset_copyout(&pos, &count, &kbuf, &ubuf, | |
86603283 | 263 | &target->thread.fpu.state->xsave, 0, -1); |
5b3efd50 SS |
264 | return ret; |
265 | } | |
266 | ||
267 | int xstateregs_set(struct task_struct *target, const struct user_regset *regset, | |
268 | unsigned int pos, unsigned int count, | |
269 | const void *kbuf, const void __user *ubuf) | |
270 | { | |
271 | int ret; | |
272 | struct xsave_hdr_struct *xsave_hdr; | |
273 | ||
274 | if (!cpu_has_xsave) | |
275 | return -ENODEV; | |
276 | ||
277 | ret = init_fpu(target); | |
278 | if (ret) | |
279 | return ret; | |
280 | ||
281 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, | |
86603283 | 282 | &target->thread.fpu.state->xsave, 0, -1); |
5b3efd50 SS |
283 | |
284 | /* | |
285 | * mxcsr reserved bits must be masked to zero for security reasons. | |
286 | */ | |
86603283 | 287 | target->thread.fpu.state->fxsave.mxcsr &= mxcsr_feature_mask; |
5b3efd50 | 288 | |
86603283 | 289 | xsave_hdr = &target->thread.fpu.state->xsave.xsave_hdr; |
5b3efd50 SS |
290 | |
291 | xsave_hdr->xstate_bv &= pcntxt_mask; | |
292 | /* | |
293 | * These bits must be zero. | |
294 | */ | |
295 | xsave_hdr->reserved1[0] = xsave_hdr->reserved1[1] = 0; | |
296 | ||
297 | return ret; | |
298 | } | |
299 | ||
44210111 | 300 | #if defined CONFIG_X86_32 || defined CONFIG_IA32_EMULATION |
1da177e4 | 301 | |
1da177e4 LT |
302 | /* |
303 | * FPU tag word conversions. | |
304 | */ | |
305 | ||
3b095a04 | 306 | static inline unsigned short twd_i387_to_fxsr(unsigned short twd) |
1da177e4 LT |
307 | { |
308 | unsigned int tmp; /* to avoid 16 bit prefixes in the code */ | |
3b095a04 | 309 | |
1da177e4 | 310 | /* Transform each pair of bits into 01 (valid) or 00 (empty) */ |
3b095a04 | 311 | tmp = ~twd; |
44210111 | 312 | tmp = (tmp | (tmp>>1)) & 0x5555; /* 0V0V0V0V0V0V0V0V */ |
3b095a04 CG |
313 | /* and move the valid bits to the lower byte. */ |
314 | tmp = (tmp | (tmp >> 1)) & 0x3333; /* 00VV00VV00VV00VV */ | |
315 | tmp = (tmp | (tmp >> 2)) & 0x0f0f; /* 0000VVVV0000VVVV */ | |
316 | tmp = (tmp | (tmp >> 4)) & 0x00ff; /* 00000000VVVVVVVV */ | |
f668964e | 317 | |
3b095a04 | 318 | return tmp; |
1da177e4 LT |
319 | } |
320 | ||
1da177e4 | 321 | #define FPREG_ADDR(f, n) ((void *)&(f)->st_space + (n) * 16); |
44210111 RM |
322 | #define FP_EXP_TAG_VALID 0 |
323 | #define FP_EXP_TAG_ZERO 1 | |
324 | #define FP_EXP_TAG_SPECIAL 2 | |
325 | #define FP_EXP_TAG_EMPTY 3 | |
326 | ||
327 | static inline u32 twd_fxsr_to_i387(struct i387_fxsave_struct *fxsave) | |
328 | { | |
329 | struct _fpxreg *st; | |
330 | u32 tos = (fxsave->swd >> 11) & 7; | |
331 | u32 twd = (unsigned long) fxsave->twd; | |
332 | u32 tag; | |
333 | u32 ret = 0xffff0000u; | |
334 | int i; | |
1da177e4 | 335 | |
44210111 | 336 | for (i = 0; i < 8; i++, twd >>= 1) { |
3b095a04 CG |
337 | if (twd & 0x1) { |
338 | st = FPREG_ADDR(fxsave, (i - tos) & 7); | |
1da177e4 | 339 | |
3b095a04 | 340 | switch (st->exponent & 0x7fff) { |
1da177e4 | 341 | case 0x7fff: |
44210111 | 342 | tag = FP_EXP_TAG_SPECIAL; |
1da177e4 LT |
343 | break; |
344 | case 0x0000: | |
3b095a04 CG |
345 | if (!st->significand[0] && |
346 | !st->significand[1] && | |
347 | !st->significand[2] && | |
44210111 RM |
348 | !st->significand[3]) |
349 | tag = FP_EXP_TAG_ZERO; | |
350 | else | |
351 | tag = FP_EXP_TAG_SPECIAL; | |
1da177e4 LT |
352 | break; |
353 | default: | |
44210111 RM |
354 | if (st->significand[3] & 0x8000) |
355 | tag = FP_EXP_TAG_VALID; | |
356 | else | |
357 | tag = FP_EXP_TAG_SPECIAL; | |
1da177e4 LT |
358 | break; |
359 | } | |
360 | } else { | |
44210111 | 361 | tag = FP_EXP_TAG_EMPTY; |
1da177e4 | 362 | } |
44210111 | 363 | ret |= tag << (2 * i); |
1da177e4 LT |
364 | } |
365 | return ret; | |
366 | } | |
367 | ||
368 | /* | |
44210111 | 369 | * FXSR floating point environment conversions. |
1da177e4 LT |
370 | */ |
371 | ||
f668964e IM |
372 | static void |
373 | convert_from_fxsr(struct user_i387_ia32_struct *env, struct task_struct *tsk) | |
1da177e4 | 374 | { |
86603283 | 375 | struct i387_fxsave_struct *fxsave = &tsk->thread.fpu.state->fxsave; |
44210111 RM |
376 | struct _fpreg *to = (struct _fpreg *) &env->st_space[0]; |
377 | struct _fpxreg *from = (struct _fpxreg *) &fxsave->st_space[0]; | |
378 | int i; | |
1da177e4 | 379 | |
44210111 RM |
380 | env->cwd = fxsave->cwd | 0xffff0000u; |
381 | env->swd = fxsave->swd | 0xffff0000u; | |
382 | env->twd = twd_fxsr_to_i387(fxsave); | |
383 | ||
384 | #ifdef CONFIG_X86_64 | |
385 | env->fip = fxsave->rip; | |
386 | env->foo = fxsave->rdp; | |
387 | if (tsk == current) { | |
388 | /* | |
389 | * should be actually ds/cs at fpu exception time, but | |
390 | * that information is not available in 64bit mode. | |
391 | */ | |
f668964e IM |
392 | asm("mov %%ds, %[fos]" : [fos] "=r" (env->fos)); |
393 | asm("mov %%cs, %[fcs]" : [fcs] "=r" (env->fcs)); | |
1da177e4 | 394 | } else { |
44210111 | 395 | struct pt_regs *regs = task_pt_regs(tsk); |
f668964e | 396 | |
44210111 RM |
397 | env->fos = 0xffff0000 | tsk->thread.ds; |
398 | env->fcs = regs->cs; | |
1da177e4 | 399 | } |
44210111 RM |
400 | #else |
401 | env->fip = fxsave->fip; | |
609b5297 | 402 | env->fcs = (u16) fxsave->fcs | ((u32) fxsave->fop << 16); |
44210111 RM |
403 | env->foo = fxsave->foo; |
404 | env->fos = fxsave->fos; | |
405 | #endif | |
1da177e4 | 406 | |
44210111 RM |
407 | for (i = 0; i < 8; ++i) |
408 | memcpy(&to[i], &from[i], sizeof(to[0])); | |
1da177e4 LT |
409 | } |
410 | ||
44210111 RM |
411 | static void convert_to_fxsr(struct task_struct *tsk, |
412 | const struct user_i387_ia32_struct *env) | |
1da177e4 | 413 | |
1da177e4 | 414 | { |
86603283 | 415 | struct i387_fxsave_struct *fxsave = &tsk->thread.fpu.state->fxsave; |
44210111 RM |
416 | struct _fpreg *from = (struct _fpreg *) &env->st_space[0]; |
417 | struct _fpxreg *to = (struct _fpxreg *) &fxsave->st_space[0]; | |
418 | int i; | |
1da177e4 | 419 | |
44210111 RM |
420 | fxsave->cwd = env->cwd; |
421 | fxsave->swd = env->swd; | |
422 | fxsave->twd = twd_i387_to_fxsr(env->twd); | |
423 | fxsave->fop = (u16) ((u32) env->fcs >> 16); | |
424 | #ifdef CONFIG_X86_64 | |
425 | fxsave->rip = env->fip; | |
426 | fxsave->rdp = env->foo; | |
427 | /* cs and ds ignored */ | |
428 | #else | |
429 | fxsave->fip = env->fip; | |
430 | fxsave->fcs = (env->fcs & 0xffff); | |
431 | fxsave->foo = env->foo; | |
432 | fxsave->fos = env->fos; | |
433 | #endif | |
1da177e4 | 434 | |
44210111 RM |
435 | for (i = 0; i < 8; ++i) |
436 | memcpy(&to[i], &from[i], sizeof(from[0])); | |
1da177e4 LT |
437 | } |
438 | ||
44210111 RM |
439 | int fpregs_get(struct task_struct *target, const struct user_regset *regset, |
440 | unsigned int pos, unsigned int count, | |
441 | void *kbuf, void __user *ubuf) | |
1da177e4 | 442 | { |
44210111 | 443 | struct user_i387_ia32_struct env; |
aa283f49 | 444 | int ret; |
1da177e4 | 445 | |
aa283f49 SS |
446 | ret = init_fpu(target); |
447 | if (ret) | |
448 | return ret; | |
1da177e4 | 449 | |
e8a496ac SS |
450 | if (!HAVE_HWFP) |
451 | return fpregs_soft_get(target, regset, pos, count, kbuf, ubuf); | |
452 | ||
f668964e | 453 | if (!cpu_has_fxsr) { |
44210111 | 454 | return user_regset_copyout(&pos, &count, &kbuf, &ubuf, |
86603283 | 455 | &target->thread.fpu.state->fsave, 0, |
61c4628b | 456 | -1); |
f668964e | 457 | } |
1da177e4 | 458 | |
29104e10 SS |
459 | sanitize_i387_state(target); |
460 | ||
44210111 RM |
461 | if (kbuf && pos == 0 && count == sizeof(env)) { |
462 | convert_from_fxsr(kbuf, target); | |
463 | return 0; | |
1da177e4 | 464 | } |
44210111 RM |
465 | |
466 | convert_from_fxsr(&env, target); | |
f668964e | 467 | |
44210111 | 468 | return user_regset_copyout(&pos, &count, &kbuf, &ubuf, &env, 0, -1); |
1da177e4 LT |
469 | } |
470 | ||
44210111 RM |
471 | int fpregs_set(struct task_struct *target, const struct user_regset *regset, |
472 | unsigned int pos, unsigned int count, | |
473 | const void *kbuf, const void __user *ubuf) | |
1da177e4 | 474 | { |
44210111 RM |
475 | struct user_i387_ia32_struct env; |
476 | int ret; | |
1da177e4 | 477 | |
aa283f49 SS |
478 | ret = init_fpu(target); |
479 | if (ret) | |
480 | return ret; | |
481 | ||
29104e10 SS |
482 | sanitize_i387_state(target); |
483 | ||
e8a496ac SS |
484 | if (!HAVE_HWFP) |
485 | return fpregs_soft_set(target, regset, pos, count, kbuf, ubuf); | |
486 | ||
f668964e | 487 | if (!cpu_has_fxsr) { |
44210111 | 488 | return user_regset_copyin(&pos, &count, &kbuf, &ubuf, |
86603283 | 489 | &target->thread.fpu.state->fsave, 0, -1); |
f668964e | 490 | } |
44210111 RM |
491 | |
492 | if (pos > 0 || count < sizeof(env)) | |
493 | convert_from_fxsr(&env, target); | |
494 | ||
495 | ret = user_regset_copyin(&pos, &count, &kbuf, &ubuf, &env, 0, -1); | |
496 | if (!ret) | |
497 | convert_to_fxsr(target, &env); | |
498 | ||
42deec6f SS |
499 | /* |
500 | * update the header bit in the xsave header, indicating the | |
501 | * presence of FP. | |
502 | */ | |
503 | if (cpu_has_xsave) | |
86603283 | 504 | target->thread.fpu.state->xsave.xsave_hdr.xstate_bv |= XSTATE_FP; |
44210111 | 505 | return ret; |
1da177e4 LT |
506 | } |
507 | ||
508 | /* | |
509 | * Signal frame handlers. | |
510 | */ | |
511 | ||
44210111 | 512 | static inline int save_i387_fsave(struct _fpstate_ia32 __user *buf) |
1da177e4 LT |
513 | { |
514 | struct task_struct *tsk = current; | |
86603283 | 515 | struct i387_fsave_struct *fp = &tsk->thread.fpu.state->fsave; |
1da177e4 | 516 | |
61c4628b SS |
517 | fp->status = fp->swd; |
518 | if (__copy_to_user(buf, fp, sizeof(struct i387_fsave_struct))) | |
1da177e4 LT |
519 | return -1; |
520 | return 1; | |
521 | } | |
522 | ||
44210111 | 523 | static int save_i387_fxsave(struct _fpstate_ia32 __user *buf) |
1da177e4 LT |
524 | { |
525 | struct task_struct *tsk = current; | |
86603283 | 526 | struct i387_fxsave_struct *fx = &tsk->thread.fpu.state->fxsave; |
44210111 | 527 | struct user_i387_ia32_struct env; |
1da177e4 LT |
528 | int err = 0; |
529 | ||
44210111 RM |
530 | convert_from_fxsr(&env, tsk); |
531 | if (__copy_to_user(buf, &env, sizeof(env))) | |
1da177e4 LT |
532 | return -1; |
533 | ||
61c4628b | 534 | err |= __put_user(fx->swd, &buf->status); |
3b095a04 CG |
535 | err |= __put_user(X86_FXSR_MAGIC, &buf->magic); |
536 | if (err) | |
1da177e4 LT |
537 | return -1; |
538 | ||
c37b5efe | 539 | if (__copy_to_user(&buf->_fxsr_env[0], fx, xstate_size)) |
1da177e4 LT |
540 | return -1; |
541 | return 1; | |
542 | } | |
543 | ||
c37b5efe SS |
544 | static int save_i387_xsave(void __user *buf) |
545 | { | |
04944b79 | 546 | struct task_struct *tsk = current; |
c37b5efe SS |
547 | struct _fpstate_ia32 __user *fx = buf; |
548 | int err = 0; | |
549 | ||
29104e10 SS |
550 | |
551 | sanitize_i387_state(tsk); | |
552 | ||
04944b79 SS |
553 | /* |
554 | * For legacy compatible, we always set FP/SSE bits in the bit | |
555 | * vector while saving the state to the user context. | |
556 | * This will enable us capturing any changes(during sigreturn) to | |
557 | * the FP/SSE bits by the legacy applications which don't touch | |
558 | * xstate_bv in the xsave header. | |
559 | * | |
560 | * xsave aware applications can change the xstate_bv in the xsave | |
561 | * header as well as change any contents in the memory layout. | |
562 | * xrestore as part of sigreturn will capture all the changes. | |
563 | */ | |
86603283 | 564 | tsk->thread.fpu.state->xsave.xsave_hdr.xstate_bv |= XSTATE_FPSSE; |
04944b79 | 565 | |
c37b5efe SS |
566 | if (save_i387_fxsave(fx) < 0) |
567 | return -1; | |
568 | ||
569 | err = __copy_to_user(&fx->sw_reserved, &fx_sw_reserved_ia32, | |
570 | sizeof(struct _fpx_sw_bytes)); | |
571 | err |= __put_user(FP_XSTATE_MAGIC2, | |
572 | (__u32 __user *) (buf + sig_xstate_ia32_size | |
573 | - FP_XSTATE_MAGIC2_SIZE)); | |
574 | if (err) | |
575 | return -1; | |
576 | ||
577 | return 1; | |
578 | } | |
579 | ||
ab513701 | 580 | int save_i387_xstate_ia32(void __user *buf) |
1da177e4 | 581 | { |
ab513701 SS |
582 | struct _fpstate_ia32 __user *fp = (struct _fpstate_ia32 __user *) buf; |
583 | struct task_struct *tsk = current; | |
584 | ||
3b095a04 | 585 | if (!used_math()) |
1da177e4 | 586 | return 0; |
ab513701 SS |
587 | |
588 | if (!access_ok(VERIFY_WRITE, buf, sig_xstate_ia32_size)) | |
589 | return -EACCES; | |
f668964e IM |
590 | /* |
591 | * This will cause a "finit" to be triggered by the next | |
1da177e4 LT |
592 | * attempted FPU operation by the 'current' process. |
593 | */ | |
594 | clear_used_math(); | |
595 | ||
f668964e | 596 | if (!HAVE_HWFP) { |
44210111 RM |
597 | return fpregs_soft_get(current, NULL, |
598 | 0, sizeof(struct user_i387_ia32_struct), | |
ab513701 | 599 | NULL, fp) ? -1 : 1; |
1da177e4 | 600 | } |
f668964e | 601 | |
ab513701 SS |
602 | unlazy_fpu(tsk); |
603 | ||
c37b5efe SS |
604 | if (cpu_has_xsave) |
605 | return save_i387_xsave(fp); | |
f668964e | 606 | if (cpu_has_fxsr) |
ab513701 | 607 | return save_i387_fxsave(fp); |
f668964e | 608 | else |
ab513701 | 609 | return save_i387_fsave(fp); |
1da177e4 LT |
610 | } |
611 | ||
44210111 | 612 | static inline int restore_i387_fsave(struct _fpstate_ia32 __user *buf) |
1da177e4 LT |
613 | { |
614 | struct task_struct *tsk = current; | |
f668964e | 615 | |
86603283 | 616 | return __copy_from_user(&tsk->thread.fpu.state->fsave, buf, |
3b095a04 | 617 | sizeof(struct i387_fsave_struct)); |
1da177e4 LT |
618 | } |
619 | ||
c37b5efe SS |
620 | static int restore_i387_fxsave(struct _fpstate_ia32 __user *buf, |
621 | unsigned int size) | |
1da177e4 | 622 | { |
1da177e4 | 623 | struct task_struct *tsk = current; |
44210111 | 624 | struct user_i387_ia32_struct env; |
f668964e IM |
625 | int err; |
626 | ||
86603283 | 627 | err = __copy_from_user(&tsk->thread.fpu.state->fxsave, &buf->_fxsr_env[0], |
c37b5efe | 628 | size); |
1da177e4 | 629 | /* mxcsr reserved bits must be masked to zero for security reasons */ |
86603283 | 630 | tsk->thread.fpu.state->fxsave.mxcsr &= mxcsr_feature_mask; |
44210111 RM |
631 | if (err || __copy_from_user(&env, buf, sizeof(env))) |
632 | return 1; | |
633 | convert_to_fxsr(tsk, &env); | |
f668964e | 634 | |
44210111 | 635 | return 0; |
1da177e4 LT |
636 | } |
637 | ||
c37b5efe SS |
638 | static int restore_i387_xsave(void __user *buf) |
639 | { | |
640 | struct _fpx_sw_bytes fx_sw_user; | |
641 | struct _fpstate_ia32 __user *fx_user = | |
642 | ((struct _fpstate_ia32 __user *) buf); | |
643 | struct i387_fxsave_struct __user *fx = | |
644 | (struct i387_fxsave_struct __user *) &fx_user->_fxsr_env[0]; | |
645 | struct xsave_hdr_struct *xsave_hdr = | |
86603283 | 646 | ¤t->thread.fpu.state->xsave.xsave_hdr; |
6152e4b1 | 647 | u64 mask; |
c37b5efe SS |
648 | int err; |
649 | ||
650 | if (check_for_xstate(fx, buf, &fx_sw_user)) | |
651 | goto fx_only; | |
652 | ||
6152e4b1 | 653 | mask = fx_sw_user.xstate_bv; |
c37b5efe SS |
654 | |
655 | err = restore_i387_fxsave(buf, fx_sw_user.xstate_size); | |
656 | ||
6152e4b1 | 657 | xsave_hdr->xstate_bv &= pcntxt_mask; |
c37b5efe SS |
658 | /* |
659 | * These bits must be zero. | |
660 | */ | |
661 | xsave_hdr->reserved1[0] = xsave_hdr->reserved1[1] = 0; | |
662 | ||
663 | /* | |
664 | * Init the state that is not present in the memory layout | |
665 | * and enabled by the OS. | |
666 | */ | |
6152e4b1 PA |
667 | mask = ~(pcntxt_mask & ~mask); |
668 | xsave_hdr->xstate_bv &= mask; | |
c37b5efe SS |
669 | |
670 | return err; | |
671 | fx_only: | |
672 | /* | |
673 | * Couldn't find the extended state information in the memory | |
674 | * layout. Restore the FP/SSE and init the other extended state | |
675 | * enabled by the OS. | |
676 | */ | |
677 | xsave_hdr->xstate_bv = XSTATE_FPSSE; | |
678 | return restore_i387_fxsave(buf, sizeof(struct i387_fxsave_struct)); | |
679 | } | |
680 | ||
ab513701 | 681 | int restore_i387_xstate_ia32(void __user *buf) |
1da177e4 LT |
682 | { |
683 | int err; | |
e8a496ac | 684 | struct task_struct *tsk = current; |
ab513701 | 685 | struct _fpstate_ia32 __user *fp = (struct _fpstate_ia32 __user *) buf; |
1da177e4 | 686 | |
e8a496ac | 687 | if (HAVE_HWFP) |
fd3c3ed5 SS |
688 | clear_fpu(tsk); |
689 | ||
ab513701 SS |
690 | if (!buf) { |
691 | if (used_math()) { | |
692 | clear_fpu(tsk); | |
693 | clear_used_math(); | |
694 | } | |
695 | ||
696 | return 0; | |
697 | } else | |
698 | if (!access_ok(VERIFY_READ, buf, sig_xstate_ia32_size)) | |
699 | return -EACCES; | |
700 | ||
e8a496ac SS |
701 | if (!used_math()) { |
702 | err = init_fpu(tsk); | |
703 | if (err) | |
704 | return err; | |
705 | } | |
fd3c3ed5 | 706 | |
e8a496ac | 707 | if (HAVE_HWFP) { |
c37b5efe SS |
708 | if (cpu_has_xsave) |
709 | err = restore_i387_xsave(buf); | |
710 | else if (cpu_has_fxsr) | |
711 | err = restore_i387_fxsave(fp, sizeof(struct | |
712 | i387_fxsave_struct)); | |
f668964e | 713 | else |
ab513701 | 714 | err = restore_i387_fsave(fp); |
1da177e4 | 715 | } else { |
44210111 RM |
716 | err = fpregs_soft_set(current, NULL, |
717 | 0, sizeof(struct user_i387_ia32_struct), | |
ab513701 | 718 | NULL, fp) != 0; |
1da177e4 LT |
719 | } |
720 | set_used_math(); | |
f668964e | 721 | |
1da177e4 LT |
722 | return err; |
723 | } | |
724 | ||
1da177e4 LT |
725 | /* |
726 | * FPU state for core dumps. | |
60b3b9af RM |
727 | * This is only used for a.out dumps now. |
728 | * It is declared generically using elf_fpregset_t (which is | |
729 | * struct user_i387_struct) but is in fact only used for 32-bit | |
730 | * dumps, so on 64-bit it is really struct user_i387_ia32_struct. | |
1da177e4 | 731 | */ |
3b095a04 | 732 | int dump_fpu(struct pt_regs *regs, struct user_i387_struct *fpu) |
1da177e4 | 733 | { |
1da177e4 | 734 | struct task_struct *tsk = current; |
f668964e | 735 | int fpvalid; |
1da177e4 LT |
736 | |
737 | fpvalid = !!used_math(); | |
60b3b9af RM |
738 | if (fpvalid) |
739 | fpvalid = !fpregs_get(tsk, NULL, | |
740 | 0, sizeof(struct user_i387_ia32_struct), | |
741 | fpu, NULL); | |
1da177e4 LT |
742 | |
743 | return fpvalid; | |
744 | } | |
129f6946 | 745 | EXPORT_SYMBOL(dump_fpu); |
1da177e4 | 746 | |
60b3b9af | 747 | #endif /* CONFIG_X86_32 || CONFIG_IA32_EMULATION */ |