]> bbs.cooldavid.org Git - net-next-2.6.git/blame - arch/x86/kernel/amd_iommu_init.c
x86, AMD IOMMU: add functions for mapping/unmapping the MMIO space
[net-next-2.6.git] / arch / x86 / kernel / amd_iommu_init.c
CommitLineData
f6e2e6b6
JR
1/*
2 * Copyright (C) 2007-2008 Advanced Micro Devices, Inc.
3 * Author: Joerg Roedel <joerg.roedel@amd.com>
4 * Leo Duran <leo.duran@amd.com>
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License version 2 as published
8 * by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
18 */
19
20#include <linux/pci.h>
21#include <linux/acpi.h>
22#include <linux/gfp.h>
23#include <linux/list.h>
24#include <asm/pci-direct.h>
25#include <asm/amd_iommu_types.h>
26#include <asm/gart.h>
27
28/*
29 * definitions for the ACPI scanning code
30 */
31#define UPDATE_LAST_BDF(x) do {\
32 if ((x) > amd_iommu_last_bdf) \
33 amd_iommu_last_bdf = (x); \
34 } while (0);
35
36#define DEVID(bus, devfn) (((bus) << 8) | (devfn))
37#define PCI_BUS(x) (((x) >> 8) & 0xff)
38#define IVRS_HEADER_LENGTH 48
39#define TBL_SIZE(x) (1 << (PAGE_SHIFT + get_order(amd_iommu_last_bdf * (x))))
40
41#define ACPI_IVHD_TYPE 0x10
42#define ACPI_IVMD_TYPE_ALL 0x20
43#define ACPI_IVMD_TYPE 0x21
44#define ACPI_IVMD_TYPE_RANGE 0x22
45
46#define IVHD_DEV_ALL 0x01
47#define IVHD_DEV_SELECT 0x02
48#define IVHD_DEV_SELECT_RANGE_START 0x03
49#define IVHD_DEV_RANGE_END 0x04
50#define IVHD_DEV_ALIAS 0x42
51#define IVHD_DEV_ALIAS_RANGE 0x43
52#define IVHD_DEV_EXT_SELECT 0x46
53#define IVHD_DEV_EXT_SELECT_RANGE 0x47
54
55#define IVHD_FLAG_HT_TUN_EN 0x00
56#define IVHD_FLAG_PASSPW_EN 0x01
57#define IVHD_FLAG_RESPASSPW_EN 0x02
58#define IVHD_FLAG_ISOC_EN 0x03
59
60#define IVMD_FLAG_EXCL_RANGE 0x08
61#define IVMD_FLAG_UNITY_MAP 0x01
62
63#define ACPI_DEVFLAG_INITPASS 0x01
64#define ACPI_DEVFLAG_EXTINT 0x02
65#define ACPI_DEVFLAG_NMI 0x04
66#define ACPI_DEVFLAG_SYSMGT1 0x10
67#define ACPI_DEVFLAG_SYSMGT2 0x20
68#define ACPI_DEVFLAG_LINT0 0x40
69#define ACPI_DEVFLAG_LINT1 0x80
70#define ACPI_DEVFLAG_ATSDIS 0x10000000
71
72struct ivhd_header {
73 u8 type;
74 u8 flags;
75 u16 length;
76 u16 devid;
77 u16 cap_ptr;
78 u64 mmio_phys;
79 u16 pci_seg;
80 u16 info;
81 u32 reserved;
82} __attribute__((packed));
83
84struct ivhd_entry {
85 u8 type;
86 u16 devid;
87 u8 flags;
88 u32 ext;
89} __attribute__((packed));
90
91struct ivmd_header {
92 u8 type;
93 u8 flags;
94 u16 length;
95 u16 devid;
96 u16 aux;
97 u64 resv;
98 u64 range_start;
99 u64 range_length;
100} __attribute__((packed));
101
928abd25
JR
102static int __initdata amd_iommu_disable;
103
104u16 amd_iommu_last_bdf;
105struct list_head amd_iommu_unity_map;
106unsigned amd_iommu_aperture_order = 26;
107int amd_iommu_isolate;
108
109struct list_head amd_iommu_list;
110struct dev_table_entry *amd_iommu_dev_table;
111u16 *amd_iommu_alias_table;
112struct amd_iommu **amd_iommu_rlookup_table;
113struct protection_domain **amd_iommu_pd_table;
114unsigned long *amd_iommu_pd_alloc_bitmap;
115
116static u32 dev_table_size;
117static u32 alias_table_size;
118static u32 rlookup_table_size;
3e8064ba 119
6c56747b
JR
120static u8 * __init iommu_map_mmio_space(u64 address)
121{
122 u8 *ret;
123
124 if (!request_mem_region(address, MMIO_REGION_LENGTH, "amd_iommu"))
125 return NULL;
126
127 ret = ioremap_nocache(address, MMIO_REGION_LENGTH);
128 if (ret != NULL)
129 return ret;
130
131 release_mem_region(address, MMIO_REGION_LENGTH);
132
133 return NULL;
134}
135
136static void __init iommu_unmap_mmio_space(struct amd_iommu *iommu)
137{
138 if (iommu->mmio_base)
139 iounmap(iommu->mmio_base);
140 release_mem_region(iommu->mmio_phys, MMIO_REGION_LENGTH);
141}
142
3e8064ba
JR
143static int __init find_last_devid_on_pci(int bus, int dev, int fn, int cap_ptr)
144{
145 u32 cap;
146
147 cap = read_pci_config(bus, dev, fn, cap_ptr+MMIO_RANGE_OFFSET);
148 UPDATE_LAST_BDF(DEVID(MMIO_GET_BUS(cap), MMIO_GET_LD(cap)));
149
150 return 0;
151}
152
153static int __init find_last_devid_from_ivhd(struct ivhd_header *h)
154{
155 u8 *p = (void *)h, *end = (void *)h;
156 struct ivhd_entry *dev;
157
158 p += sizeof(*h);
159 end += h->length;
160
161 find_last_devid_on_pci(PCI_BUS(h->devid),
162 PCI_SLOT(h->devid),
163 PCI_FUNC(h->devid),
164 h->cap_ptr);
165
166 while (p < end) {
167 dev = (struct ivhd_entry *)p;
168 switch (dev->type) {
169 case IVHD_DEV_SELECT:
170 case IVHD_DEV_RANGE_END:
171 case IVHD_DEV_ALIAS:
172 case IVHD_DEV_EXT_SELECT:
173 UPDATE_LAST_BDF(dev->devid);
174 break;
175 default:
176 break;
177 }
178 p += 0x04 << (*p >> 6);
179 }
180
181 WARN_ON(p != end);
182
183 return 0;
184}
185
186static int __init find_last_devid_acpi(struct acpi_table_header *table)
187{
188 int i;
189 u8 checksum = 0, *p = (u8 *)table, *end = (u8 *)table;
190 struct ivhd_header *h;
191
192 /*
193 * Validate checksum here so we don't need to do it when
194 * we actually parse the table
195 */
196 for (i = 0; i < table->length; ++i)
197 checksum += p[i];
198 if (checksum != 0)
199 /* ACPI table corrupt */
200 return -ENODEV;
201
202 p += IVRS_HEADER_LENGTH;
203
204 end += table->length;
205 while (p < end) {
206 h = (struct ivhd_header *)p;
207 switch (h->type) {
208 case ACPI_IVHD_TYPE:
209 find_last_devid_from_ivhd(h);
210 break;
211 default:
212 break;
213 }
214 p += h->length;
215 }
216 WARN_ON(p != end);
217
218 return 0;
219}
220