]>
Commit | Line | Data |
---|---|---|
1965aae3 PA |
1 | #ifndef _ASM_X86_PROCESSOR_H |
2 | #define _ASM_X86_PROCESSOR_H | |
c758ecf6 | 3 | |
053de044 GOC |
4 | #include <asm/processor-flags.h> |
5 | ||
683e0253 GOC |
6 | /* Forward declaration, a strange C thing */ |
7 | struct task_struct; | |
8 | struct mm_struct; | |
9 | ||
2f66dcc9 GOC |
10 | #include <asm/vm86.h> |
11 | #include <asm/math_emu.h> | |
12 | #include <asm/segment.h> | |
2f66dcc9 GOC |
13 | #include <asm/types.h> |
14 | #include <asm/sigcontext.h> | |
15 | #include <asm/current.h> | |
16 | #include <asm/cpufeature.h> | |
c72dcf83 | 17 | #include <asm/system.h> |
2f66dcc9 | 18 | #include <asm/page.h> |
54321d94 | 19 | #include <asm/pgtable_types.h> |
5300db88 | 20 | #include <asm/percpu.h> |
2f66dcc9 GOC |
21 | #include <asm/msr.h> |
22 | #include <asm/desc_defs.h> | |
bd61643e | 23 | #include <asm/nops.h> |
4d46a89e | 24 | |
2f66dcc9 | 25 | #include <linux/personality.h> |
5300db88 GOC |
26 | #include <linux/cpumask.h> |
27 | #include <linux/cache.h> | |
2f66dcc9 | 28 | #include <linux/threads.h> |
5cbc19a9 | 29 | #include <linux/math64.h> |
2f66dcc9 | 30 | #include <linux/init.h> |
faa4602e | 31 | #include <linux/err.h> |
c72dcf83 | 32 | |
b332828c | 33 | #define HBP_NUM 4 |
0ccb8acc GOC |
34 | /* |
35 | * Default implementation of macro that returns current | |
36 | * instruction pointer ("program counter"). | |
37 | */ | |
38 | static inline void *current_text_addr(void) | |
39 | { | |
40 | void *pc; | |
4d46a89e IM |
41 | |
42 | asm volatile("mov $1f, %0; 1:":"=r" (pc)); | |
43 | ||
0ccb8acc GOC |
44 | return pc; |
45 | } | |
46 | ||
dbcb4660 | 47 | #ifdef CONFIG_X86_VSMP |
4d46a89e IM |
48 | # define ARCH_MIN_TASKALIGN (1 << INTERNODE_CACHE_SHIFT) |
49 | # define ARCH_MIN_MMSTRUCT_ALIGN (1 << INTERNODE_CACHE_SHIFT) | |
dbcb4660 | 50 | #else |
4d46a89e IM |
51 | # define ARCH_MIN_TASKALIGN 16 |
52 | # define ARCH_MIN_MMSTRUCT_ALIGN 0 | |
dbcb4660 GOC |
53 | #endif |
54 | ||
5300db88 GOC |
55 | /* |
56 | * CPU type and hardware bug flags. Kept separately for each CPU. | |
57 | * Members of this structure are referenced in head.S, so think twice | |
58 | * before touching them. [mj] | |
59 | */ | |
60 | ||
61 | struct cpuinfo_x86 { | |
4d46a89e IM |
62 | __u8 x86; /* CPU family */ |
63 | __u8 x86_vendor; /* CPU vendor */ | |
64 | __u8 x86_model; | |
65 | __u8 x86_mask; | |
5300db88 | 66 | #ifdef CONFIG_X86_32 |
4d46a89e IM |
67 | char wp_works_ok; /* It doesn't on 386's */ |
68 | ||
69 | /* Problems on some 486Dx4's and old 386's: */ | |
70 | char hlt_works_ok; | |
71 | char hard_math; | |
72 | char rfu; | |
73 | char fdiv_bug; | |
74 | char f00f_bug; | |
75 | char coma_bug; | |
76 | char pad0; | |
5300db88 | 77 | #else |
4d46a89e | 78 | /* Number of 4K pages in DTLB/ITLB combined(in pages): */ |
b1882e68 | 79 | int x86_tlbsize; |
13c6c532 | 80 | #endif |
4d46a89e IM |
81 | __u8 x86_virt_bits; |
82 | __u8 x86_phys_bits; | |
83 | /* CPUID returned core id bits: */ | |
84 | __u8 x86_coreid_bits; | |
85 | /* Max extended CPUID function supported: */ | |
86 | __u32 extended_cpuid_level; | |
4d46a89e IM |
87 | /* Maximum supported CPUID level, -1=no CPUID: */ |
88 | int cpuid_level; | |
89 | __u32 x86_capability[NCAPINTS]; | |
90 | char x86_vendor_id[16]; | |
91 | char x86_model_id[64]; | |
92 | /* in KB - valid for CPUS which support this call: */ | |
93 | int x86_cache_size; | |
94 | int x86_cache_alignment; /* In bytes */ | |
95 | int x86_power; | |
96 | unsigned long loops_per_jiffy; | |
5300db88 | 97 | #ifdef CONFIG_SMP |
4d46a89e | 98 | /* cpus sharing the last level cache: */ |
155dd720 | 99 | cpumask_var_t llc_shared_map; |
5300db88 | 100 | #endif |
4d46a89e IM |
101 | /* cpuid returned max cores value: */ |
102 | u16 x86_max_cores; | |
103 | u16 apicid; | |
01aaea1a | 104 | u16 initial_apicid; |
4d46a89e | 105 | u16 x86_clflush_size; |
5300db88 | 106 | #ifdef CONFIG_SMP |
4d46a89e IM |
107 | /* number of cores as seen by the OS: */ |
108 | u16 booted_cores; | |
109 | /* Physical processor id: */ | |
110 | u16 phys_proc_id; | |
111 | /* Core id: */ | |
112 | u16 cpu_core_id; | |
113 | /* Index into per_cpu list: */ | |
114 | u16 cpu_index; | |
5300db88 GOC |
115 | #endif |
116 | } __attribute__((__aligned__(SMP_CACHE_BYTES))); | |
117 | ||
4d46a89e IM |
118 | #define X86_VENDOR_INTEL 0 |
119 | #define X86_VENDOR_CYRIX 1 | |
120 | #define X86_VENDOR_AMD 2 | |
121 | #define X86_VENDOR_UMC 3 | |
4d46a89e IM |
122 | #define X86_VENDOR_CENTAUR 5 |
123 | #define X86_VENDOR_TRANSMETA 7 | |
124 | #define X86_VENDOR_NSC 8 | |
125 | #define X86_VENDOR_NUM 9 | |
126 | ||
127 | #define X86_VENDOR_UNKNOWN 0xff | |
5300db88 | 128 | |
1a53905a GOC |
129 | /* |
130 | * capabilities of CPUs | |
131 | */ | |
4d46a89e IM |
132 | extern struct cpuinfo_x86 boot_cpu_data; |
133 | extern struct cpuinfo_x86 new_cpu_data; | |
134 | ||
135 | extern struct tss_struct doublefault_tss; | |
3e0c3737 YL |
136 | extern __u32 cpu_caps_cleared[NCAPINTS]; |
137 | extern __u32 cpu_caps_set[NCAPINTS]; | |
5300db88 GOC |
138 | |
139 | #ifdef CONFIG_SMP | |
9b8de747 | 140 | DECLARE_PER_CPU_SHARED_ALIGNED(struct cpuinfo_x86, cpu_info); |
5300db88 | 141 | #define cpu_data(cpu) per_cpu(cpu_info, cpu) |
94a1e869 | 142 | #define current_cpu_data __get_cpu_var(cpu_info) |
5300db88 GOC |
143 | #else |
144 | #define cpu_data(cpu) boot_cpu_data | |
145 | #define current_cpu_data boot_cpu_data | |
146 | #endif | |
147 | ||
1c6c727d JS |
148 | extern const struct seq_operations cpuinfo_op; |
149 | ||
3d3f487c GC |
150 | static inline int hlt_works(int cpu) |
151 | { | |
152 | #ifdef CONFIG_X86_32 | |
153 | return cpu_data(cpu).hlt_works_ok; | |
154 | #else | |
155 | return 1; | |
156 | #endif | |
157 | } | |
158 | ||
4d46a89e IM |
159 | #define cache_line_size() (boot_cpu_data.x86_cache_alignment) |
160 | ||
161 | extern void cpu_detect(struct cpuinfo_x86 *c); | |
1a53905a | 162 | |
8fd329a1 JS |
163 | extern struct pt_regs *idle_regs(struct pt_regs *); |
164 | ||
f580366f | 165 | extern void early_cpu_init(void); |
1a53905a GOC |
166 | extern void identify_boot_cpu(void); |
167 | extern void identify_secondary_cpu(struct cpuinfo_x86 *); | |
5300db88 GOC |
168 | extern void print_cpu_info(struct cpuinfo_x86 *); |
169 | extern void init_scattered_cpuid_features(struct cpuinfo_x86 *c); | |
170 | extern unsigned int init_intel_cacheinfo(struct cpuinfo_x86 *c); | |
171 | extern unsigned short num_cache_leaves; | |
172 | ||
bbb65d2d | 173 | extern void detect_extended_topology(struct cpuinfo_x86 *c); |
1a53905a | 174 | extern void detect_ht(struct cpuinfo_x86 *c); |
1a53905a | 175 | |
c758ecf6 | 176 | static inline void native_cpuid(unsigned int *eax, unsigned int *ebx, |
4d46a89e | 177 | unsigned int *ecx, unsigned int *edx) |
c758ecf6 GOC |
178 | { |
179 | /* ecx is often an input as well as an output. */ | |
45a94d7c | 180 | asm volatile("cpuid" |
cca2e6f8 JP |
181 | : "=a" (*eax), |
182 | "=b" (*ebx), | |
183 | "=c" (*ecx), | |
184 | "=d" (*edx) | |
185 | : "0" (*eax), "2" (*ecx)); | |
c758ecf6 GOC |
186 | } |
187 | ||
c72dcf83 GOC |
188 | static inline void load_cr3(pgd_t *pgdir) |
189 | { | |
190 | write_cr3(__pa(pgdir)); | |
191 | } | |
c758ecf6 | 192 | |
ca241c75 GOC |
193 | #ifdef CONFIG_X86_32 |
194 | /* This is the TSS defined by the hardware. */ | |
195 | struct x86_hw_tss { | |
4d46a89e IM |
196 | unsigned short back_link, __blh; |
197 | unsigned long sp0; | |
198 | unsigned short ss0, __ss0h; | |
199 | unsigned long sp1; | |
200 | /* ss1 caches MSR_IA32_SYSENTER_CS: */ | |
201 | unsigned short ss1, __ss1h; | |
202 | unsigned long sp2; | |
203 | unsigned short ss2, __ss2h; | |
204 | unsigned long __cr3; | |
205 | unsigned long ip; | |
206 | unsigned long flags; | |
207 | unsigned long ax; | |
208 | unsigned long cx; | |
209 | unsigned long dx; | |
210 | unsigned long bx; | |
211 | unsigned long sp; | |
212 | unsigned long bp; | |
213 | unsigned long si; | |
214 | unsigned long di; | |
215 | unsigned short es, __esh; | |
216 | unsigned short cs, __csh; | |
217 | unsigned short ss, __ssh; | |
218 | unsigned short ds, __dsh; | |
219 | unsigned short fs, __fsh; | |
220 | unsigned short gs, __gsh; | |
221 | unsigned short ldt, __ldth; | |
222 | unsigned short trace; | |
223 | unsigned short io_bitmap_base; | |
224 | ||
ca241c75 GOC |
225 | } __attribute__((packed)); |
226 | #else | |
227 | struct x86_hw_tss { | |
4d46a89e IM |
228 | u32 reserved1; |
229 | u64 sp0; | |
230 | u64 sp1; | |
231 | u64 sp2; | |
232 | u64 reserved2; | |
233 | u64 ist[7]; | |
234 | u32 reserved3; | |
235 | u32 reserved4; | |
236 | u16 reserved5; | |
237 | u16 io_bitmap_base; | |
238 | ||
ca241c75 GOC |
239 | } __attribute__((packed)) ____cacheline_aligned; |
240 | #endif | |
241 | ||
242 | /* | |
4d46a89e | 243 | * IO-bitmap sizes: |
ca241c75 | 244 | */ |
4d46a89e IM |
245 | #define IO_BITMAP_BITS 65536 |
246 | #define IO_BITMAP_BYTES (IO_BITMAP_BITS/8) | |
247 | #define IO_BITMAP_LONGS (IO_BITMAP_BYTES/sizeof(long)) | |
248 | #define IO_BITMAP_OFFSET offsetof(struct tss_struct, io_bitmap) | |
249 | #define INVALID_IO_BITMAP_OFFSET 0x8000 | |
ca241c75 GOC |
250 | |
251 | struct tss_struct { | |
4d46a89e IM |
252 | /* |
253 | * The hardware state: | |
254 | */ | |
255 | struct x86_hw_tss x86_tss; | |
ca241c75 GOC |
256 | |
257 | /* | |
258 | * The extra 1 is there because the CPU will access an | |
259 | * additional byte beyond the end of the IO permission | |
260 | * bitmap. The extra byte must be all 1 bits, and must | |
261 | * be within the limit. | |
262 | */ | |
4d46a89e | 263 | unsigned long io_bitmap[IO_BITMAP_LONGS + 1]; |
4d46a89e | 264 | |
ca241c75 | 265 | /* |
4d46a89e | 266 | * .. and then another 0x100 bytes for the emergency kernel stack: |
ca241c75 | 267 | */ |
4d46a89e IM |
268 | unsigned long stack[64]; |
269 | ||
84e65b0a | 270 | } ____cacheline_aligned; |
ca241c75 | 271 | |
9b8de747 | 272 | DECLARE_PER_CPU_SHARED_ALIGNED(struct tss_struct, init_tss); |
ca241c75 | 273 | |
4d46a89e IM |
274 | /* |
275 | * Save the original ist values for checking stack pointers during debugging | |
276 | */ | |
1a53905a | 277 | struct orig_ist { |
4d46a89e | 278 | unsigned long ist[7]; |
1a53905a GOC |
279 | }; |
280 | ||
99f8ecdf | 281 | #define MXCSR_DEFAULT 0x1f80 |
46265df0 | 282 | |
99f8ecdf | 283 | struct i387_fsave_struct { |
ca9cda2f IM |
284 | u32 cwd; /* FPU Control Word */ |
285 | u32 swd; /* FPU Status Word */ | |
286 | u32 twd; /* FPU Tag Word */ | |
287 | u32 fip; /* FPU IP Offset */ | |
288 | u32 fcs; /* FPU IP Selector */ | |
289 | u32 foo; /* FPU Operand Pointer Offset */ | |
290 | u32 fos; /* FPU Operand Pointer Selector */ | |
291 | ||
292 | /* 8*10 bytes for each FP-reg = 80 bytes: */ | |
4d46a89e | 293 | u32 st_space[20]; |
ca9cda2f IM |
294 | |
295 | /* Software status information [not touched by FSAVE ]: */ | |
4d46a89e | 296 | u32 status; |
46265df0 GOC |
297 | }; |
298 | ||
46265df0 | 299 | struct i387_fxsave_struct { |
ca9cda2f IM |
300 | u16 cwd; /* Control Word */ |
301 | u16 swd; /* Status Word */ | |
302 | u16 twd; /* Tag Word */ | |
303 | u16 fop; /* Last Instruction Opcode */ | |
99f8ecdf RM |
304 | union { |
305 | struct { | |
ca9cda2f IM |
306 | u64 rip; /* Instruction Pointer */ |
307 | u64 rdp; /* Data Pointer */ | |
99f8ecdf RM |
308 | }; |
309 | struct { | |
ca9cda2f IM |
310 | u32 fip; /* FPU IP Offset */ |
311 | u32 fcs; /* FPU IP Selector */ | |
312 | u32 foo; /* FPU Operand Offset */ | |
313 | u32 fos; /* FPU Operand Selector */ | |
99f8ecdf RM |
314 | }; |
315 | }; | |
ca9cda2f IM |
316 | u32 mxcsr; /* MXCSR Register State */ |
317 | u32 mxcsr_mask; /* MXCSR Mask */ | |
318 | ||
319 | /* 8*16 bytes for each FP-reg = 128 bytes: */ | |
4d46a89e | 320 | u32 st_space[32]; |
ca9cda2f IM |
321 | |
322 | /* 16*16 bytes for each XMM-reg = 256 bytes: */ | |
4d46a89e | 323 | u32 xmm_space[64]; |
ca9cda2f | 324 | |
bdd8caba SS |
325 | u32 padding[12]; |
326 | ||
327 | union { | |
328 | u32 padding1[12]; | |
329 | u32 sw_reserved[12]; | |
330 | }; | |
4d46a89e | 331 | |
46265df0 GOC |
332 | } __attribute__((aligned(16))); |
333 | ||
99f8ecdf | 334 | struct i387_soft_struct { |
4d46a89e IM |
335 | u32 cwd; |
336 | u32 swd; | |
337 | u32 twd; | |
338 | u32 fip; | |
339 | u32 fcs; | |
340 | u32 foo; | |
341 | u32 fos; | |
342 | /* 8*10 bytes for each FP-reg = 80 bytes: */ | |
343 | u32 st_space[20]; | |
344 | u8 ftop; | |
345 | u8 changed; | |
346 | u8 lookahead; | |
347 | u8 no_update; | |
348 | u8 rm; | |
349 | u8 alimit; | |
ae6af41f | 350 | struct math_emu_info *info; |
4d46a89e | 351 | u32 entry_eip; |
99f8ecdf RM |
352 | }; |
353 | ||
a30469e7 SS |
354 | struct ymmh_struct { |
355 | /* 16 * 16 bytes for each YMMH-reg = 256 bytes */ | |
356 | u32 ymmh_space[64]; | |
357 | }; | |
358 | ||
dc1e35c6 SS |
359 | struct xsave_hdr_struct { |
360 | u64 xstate_bv; | |
361 | u64 reserved1[2]; | |
362 | u64 reserved2[5]; | |
363 | } __attribute__((packed)); | |
364 | ||
365 | struct xsave_struct { | |
366 | struct i387_fxsave_struct i387; | |
367 | struct xsave_hdr_struct xsave_hdr; | |
a30469e7 | 368 | struct ymmh_struct ymmh; |
dc1e35c6 SS |
369 | /* new processor state extensions will go here */ |
370 | } __attribute__ ((packed, aligned (64))); | |
371 | ||
61c4628b | 372 | union thread_xstate { |
99f8ecdf | 373 | struct i387_fsave_struct fsave; |
46265df0 | 374 | struct i387_fxsave_struct fxsave; |
4d46a89e | 375 | struct i387_soft_struct soft; |
b359e8a4 | 376 | struct xsave_struct xsave; |
46265df0 GOC |
377 | }; |
378 | ||
86603283 AK |
379 | struct fpu { |
380 | union thread_xstate *state; | |
381 | }; | |
382 | ||
fe676203 | 383 | #ifdef CONFIG_X86_64 |
2f66dcc9 | 384 | DECLARE_PER_CPU(struct orig_ist, orig_ist); |
26f80bd6 | 385 | |
947e76cd BG |
386 | union irq_stack_union { |
387 | char irq_stack[IRQ_STACK_SIZE]; | |
388 | /* | |
389 | * GCC hardcodes the stack canary as %gs:40. Since the | |
390 | * irq_stack is the object at %gs:0, we reserve the bottom | |
391 | * 48 bytes of the irq stack for the canary. | |
392 | */ | |
393 | struct { | |
394 | char gs_base[40]; | |
395 | unsigned long stack_canary; | |
396 | }; | |
397 | }; | |
398 | ||
9b8de747 | 399 | DECLARE_PER_CPU_FIRST(union irq_stack_union, irq_stack_union); |
2add8e23 BG |
400 | DECLARE_INIT_PER_CPU(irq_stack_union); |
401 | ||
26f80bd6 | 402 | DECLARE_PER_CPU(char *, irq_stack_ptr); |
9766cdbc JSR |
403 | DECLARE_PER_CPU(unsigned int, irq_count); |
404 | extern unsigned long kernel_eflags; | |
405 | extern asmlinkage void ignore_sysret(void); | |
60a5317f TH |
406 | #else /* X86_64 */ |
407 | #ifdef CONFIG_CC_STACKPROTECTOR | |
1ea0d14e JF |
408 | /* |
409 | * Make sure stack canary segment base is cached-aligned: | |
410 | * "For Intel Atom processors, avoid non zero segment base address | |
411 | * that is not aligned to cache line boundary at all cost." | |
412 | * (Optim Ref Manual Assembly/Compiler Coding Rule 15.) | |
413 | */ | |
414 | struct stack_canary { | |
415 | char __pad[20]; /* canary at %gs:20 */ | |
416 | unsigned long canary; | |
417 | }; | |
53f82452 | 418 | DECLARE_PER_CPU_ALIGNED(struct stack_canary, stack_canary); |
96a388de | 419 | #endif |
60a5317f | 420 | #endif /* X86_64 */ |
c758ecf6 | 421 | |
61c4628b | 422 | extern unsigned int xstate_size; |
aa283f49 SS |
423 | extern void free_thread_xstate(struct task_struct *); |
424 | extern struct kmem_cache *task_xstate_cachep; | |
683e0253 | 425 | |
24f1e32c FW |
426 | struct perf_event; |
427 | ||
cb38d377 | 428 | struct thread_struct { |
4d46a89e IM |
429 | /* Cached TLS descriptors: */ |
430 | struct desc_struct tls_array[GDT_ENTRY_TLS_ENTRIES]; | |
431 | unsigned long sp0; | |
432 | unsigned long sp; | |
cb38d377 | 433 | #ifdef CONFIG_X86_32 |
4d46a89e | 434 | unsigned long sysenter_cs; |
cb38d377 | 435 | #else |
4d46a89e IM |
436 | unsigned long usersp; /* Copy from PDA */ |
437 | unsigned short es; | |
438 | unsigned short ds; | |
439 | unsigned short fsindex; | |
440 | unsigned short gsindex; | |
cb38d377 | 441 | #endif |
0c23590f | 442 | #ifdef CONFIG_X86_32 |
4d46a89e | 443 | unsigned long ip; |
0c23590f | 444 | #endif |
d756f4ad | 445 | #ifdef CONFIG_X86_64 |
4d46a89e | 446 | unsigned long fs; |
d756f4ad | 447 | #endif |
4d46a89e | 448 | unsigned long gs; |
24f1e32c FW |
449 | /* Save middle states of ptrace breakpoints */ |
450 | struct perf_event *ptrace_bps[HBP_NUM]; | |
451 | /* Debug status used for traps, single steps, etc... */ | |
452 | unsigned long debugreg6; | |
326264a0 FW |
453 | /* Keep track of the exact dr7 value set by the user */ |
454 | unsigned long ptrace_dr7; | |
4d46a89e IM |
455 | /* Fault info: */ |
456 | unsigned long cr2; | |
457 | unsigned long trap_no; | |
458 | unsigned long error_code; | |
61c4628b | 459 | /* floating point and extended processor state */ |
86603283 | 460 | struct fpu fpu; |
cb38d377 | 461 | #ifdef CONFIG_X86_32 |
4d46a89e | 462 | /* Virtual 86 mode info */ |
cb38d377 GOC |
463 | struct vm86_struct __user *vm86_info; |
464 | unsigned long screen_bitmap; | |
4d46a89e IM |
465 | unsigned long v86flags; |
466 | unsigned long v86mask; | |
467 | unsigned long saved_sp0; | |
468 | unsigned int saved_fs; | |
469 | unsigned int saved_gs; | |
cb38d377 | 470 | #endif |
4d46a89e IM |
471 | /* IO permissions: */ |
472 | unsigned long *io_bitmap_ptr; | |
473 | unsigned long iopl; | |
474 | /* Max allowed port in the bitmap, in bytes: */ | |
475 | unsigned io_bitmap_max; | |
cb38d377 GOC |
476 | }; |
477 | ||
1b46cbe0 GOC |
478 | static inline unsigned long native_get_debugreg(int regno) |
479 | { | |
4d46a89e | 480 | unsigned long val = 0; /* Damn you, gcc! */ |
1b46cbe0 GOC |
481 | |
482 | switch (regno) { | |
483 | case 0: | |
cca2e6f8 JP |
484 | asm("mov %%db0, %0" :"=r" (val)); |
485 | break; | |
1b46cbe0 | 486 | case 1: |
cca2e6f8 JP |
487 | asm("mov %%db1, %0" :"=r" (val)); |
488 | break; | |
1b46cbe0 | 489 | case 2: |
cca2e6f8 JP |
490 | asm("mov %%db2, %0" :"=r" (val)); |
491 | break; | |
1b46cbe0 | 492 | case 3: |
cca2e6f8 JP |
493 | asm("mov %%db3, %0" :"=r" (val)); |
494 | break; | |
1b46cbe0 | 495 | case 6: |
cca2e6f8 JP |
496 | asm("mov %%db6, %0" :"=r" (val)); |
497 | break; | |
1b46cbe0 | 498 | case 7: |
cca2e6f8 JP |
499 | asm("mov %%db7, %0" :"=r" (val)); |
500 | break; | |
1b46cbe0 GOC |
501 | default: |
502 | BUG(); | |
503 | } | |
504 | return val; | |
505 | } | |
506 | ||
507 | static inline void native_set_debugreg(int regno, unsigned long value) | |
508 | { | |
509 | switch (regno) { | |
510 | case 0: | |
4d46a89e | 511 | asm("mov %0, %%db0" ::"r" (value)); |
1b46cbe0 GOC |
512 | break; |
513 | case 1: | |
4d46a89e | 514 | asm("mov %0, %%db1" ::"r" (value)); |
1b46cbe0 GOC |
515 | break; |
516 | case 2: | |
4d46a89e | 517 | asm("mov %0, %%db2" ::"r" (value)); |
1b46cbe0 GOC |
518 | break; |
519 | case 3: | |
4d46a89e | 520 | asm("mov %0, %%db3" ::"r" (value)); |
1b46cbe0 GOC |
521 | break; |
522 | case 6: | |
4d46a89e | 523 | asm("mov %0, %%db6" ::"r" (value)); |
1b46cbe0 GOC |
524 | break; |
525 | case 7: | |
4d46a89e | 526 | asm("mov %0, %%db7" ::"r" (value)); |
1b46cbe0 GOC |
527 | break; |
528 | default: | |
529 | BUG(); | |
530 | } | |
531 | } | |
532 | ||
62d7d7ed GOC |
533 | /* |
534 | * Set IOPL bits in EFLAGS from given mask | |
535 | */ | |
536 | static inline void native_set_iopl_mask(unsigned mask) | |
537 | { | |
538 | #ifdef CONFIG_X86_32 | |
539 | unsigned int reg; | |
4d46a89e | 540 | |
cca2e6f8 JP |
541 | asm volatile ("pushfl;" |
542 | "popl %0;" | |
543 | "andl %1, %0;" | |
544 | "orl %2, %0;" | |
545 | "pushl %0;" | |
546 | "popfl" | |
547 | : "=&r" (reg) | |
548 | : "i" (~X86_EFLAGS_IOPL), "r" (mask)); | |
62d7d7ed GOC |
549 | #endif |
550 | } | |
551 | ||
4d46a89e IM |
552 | static inline void |
553 | native_load_sp0(struct tss_struct *tss, struct thread_struct *thread) | |
7818a1e0 GOC |
554 | { |
555 | tss->x86_tss.sp0 = thread->sp0; | |
556 | #ifdef CONFIG_X86_32 | |
4d46a89e | 557 | /* Only happens when SEP is enabled, no need to test "SEP"arately: */ |
7818a1e0 GOC |
558 | if (unlikely(tss->x86_tss.ss1 != thread->sysenter_cs)) { |
559 | tss->x86_tss.ss1 = thread->sysenter_cs; | |
560 | wrmsr(MSR_IA32_SYSENTER_CS, thread->sysenter_cs, 0); | |
561 | } | |
562 | #endif | |
563 | } | |
1b46cbe0 | 564 | |
e801f864 GOC |
565 | static inline void native_swapgs(void) |
566 | { | |
567 | #ifdef CONFIG_X86_64 | |
568 | asm volatile("swapgs" ::: "memory"); | |
569 | #endif | |
570 | } | |
571 | ||
7818a1e0 GOC |
572 | #ifdef CONFIG_PARAVIRT |
573 | #include <asm/paravirt.h> | |
574 | #else | |
4d46a89e IM |
575 | #define __cpuid native_cpuid |
576 | #define paravirt_enabled() 0 | |
1b46cbe0 GOC |
577 | |
578 | /* | |
579 | * These special macros can be used to get or set a debugging register | |
580 | */ | |
581 | #define get_debugreg(var, register) \ | |
582 | (var) = native_get_debugreg(register) | |
583 | #define set_debugreg(value, register) \ | |
584 | native_set_debugreg(register, value) | |
585 | ||
cca2e6f8 JP |
586 | static inline void load_sp0(struct tss_struct *tss, |
587 | struct thread_struct *thread) | |
7818a1e0 GOC |
588 | { |
589 | native_load_sp0(tss, thread); | |
590 | } | |
591 | ||
62d7d7ed | 592 | #define set_iopl_mask native_set_iopl_mask |
1b46cbe0 GOC |
593 | #endif /* CONFIG_PARAVIRT */ |
594 | ||
595 | /* | |
596 | * Save the cr4 feature set we're using (ie | |
597 | * Pentium 4MB enable and PPro Global page | |
598 | * enable), so that any CPU's that boot up | |
599 | * after us can get the correct flags. | |
600 | */ | |
4d46a89e | 601 | extern unsigned long mmu_cr4_features; |
1b46cbe0 GOC |
602 | |
603 | static inline void set_in_cr4(unsigned long mask) | |
604 | { | |
605 | unsigned cr4; | |
4d46a89e | 606 | |
1b46cbe0 GOC |
607 | mmu_cr4_features |= mask; |
608 | cr4 = read_cr4(); | |
609 | cr4 |= mask; | |
610 | write_cr4(cr4); | |
611 | } | |
612 | ||
613 | static inline void clear_in_cr4(unsigned long mask) | |
614 | { | |
615 | unsigned cr4; | |
4d46a89e | 616 | |
1b46cbe0 GOC |
617 | mmu_cr4_features &= ~mask; |
618 | cr4 = read_cr4(); | |
619 | cr4 &= ~mask; | |
620 | write_cr4(cr4); | |
621 | } | |
622 | ||
fc87e906 | 623 | typedef struct { |
4d46a89e | 624 | unsigned long seg; |
fc87e906 GOC |
625 | } mm_segment_t; |
626 | ||
627 | ||
683e0253 GOC |
628 | /* |
629 | * create a kernel thread without removing it from tasklists | |
630 | */ | |
631 | extern int kernel_thread(int (*fn)(void *), void *arg, unsigned long flags); | |
632 | ||
633 | /* Free all resources held by a thread. */ | |
634 | extern void release_thread(struct task_struct *); | |
635 | ||
4d46a89e | 636 | /* Prepare to copy thread state - unlazy all lazy state */ |
683e0253 | 637 | extern void prepare_to_copy(struct task_struct *tsk); |
1b46cbe0 | 638 | |
683e0253 | 639 | unsigned long get_wchan(struct task_struct *p); |
c758ecf6 GOC |
640 | |
641 | /* | |
642 | * Generic CPUID function | |
643 | * clear %ecx since some cpus (Cyrix MII) do not set or clear %ecx | |
644 | * resulting in stale register contents being returned. | |
645 | */ | |
646 | static inline void cpuid(unsigned int op, | |
647 | unsigned int *eax, unsigned int *ebx, | |
648 | unsigned int *ecx, unsigned int *edx) | |
649 | { | |
650 | *eax = op; | |
651 | *ecx = 0; | |
652 | __cpuid(eax, ebx, ecx, edx); | |
653 | } | |
654 | ||
655 | /* Some CPUID calls want 'count' to be placed in ecx */ | |
656 | static inline void cpuid_count(unsigned int op, int count, | |
657 | unsigned int *eax, unsigned int *ebx, | |
658 | unsigned int *ecx, unsigned int *edx) | |
659 | { | |
660 | *eax = op; | |
661 | *ecx = count; | |
662 | __cpuid(eax, ebx, ecx, edx); | |
663 | } | |
664 | ||
665 | /* | |
666 | * CPUID functions returning a single datum | |
667 | */ | |
668 | static inline unsigned int cpuid_eax(unsigned int op) | |
669 | { | |
670 | unsigned int eax, ebx, ecx, edx; | |
671 | ||
672 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 673 | |
c758ecf6 GOC |
674 | return eax; |
675 | } | |
4d46a89e | 676 | |
c758ecf6 GOC |
677 | static inline unsigned int cpuid_ebx(unsigned int op) |
678 | { | |
679 | unsigned int eax, ebx, ecx, edx; | |
680 | ||
681 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 682 | |
c758ecf6 GOC |
683 | return ebx; |
684 | } | |
4d46a89e | 685 | |
c758ecf6 GOC |
686 | static inline unsigned int cpuid_ecx(unsigned int op) |
687 | { | |
688 | unsigned int eax, ebx, ecx, edx; | |
689 | ||
690 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 691 | |
c758ecf6 GOC |
692 | return ecx; |
693 | } | |
4d46a89e | 694 | |
c758ecf6 GOC |
695 | static inline unsigned int cpuid_edx(unsigned int op) |
696 | { | |
697 | unsigned int eax, ebx, ecx, edx; | |
698 | ||
699 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 700 | |
c758ecf6 GOC |
701 | return edx; |
702 | } | |
703 | ||
683e0253 GOC |
704 | /* REP NOP (PAUSE) is a good thing to insert into busy-wait loops. */ |
705 | static inline void rep_nop(void) | |
706 | { | |
cca2e6f8 | 707 | asm volatile("rep; nop" ::: "memory"); |
683e0253 GOC |
708 | } |
709 | ||
4d46a89e IM |
710 | static inline void cpu_relax(void) |
711 | { | |
712 | rep_nop(); | |
713 | } | |
714 | ||
5367b688 | 715 | /* Stop speculative execution and prefetching of modified code. */ |
683e0253 GOC |
716 | static inline void sync_core(void) |
717 | { | |
718 | int tmp; | |
4d46a89e | 719 | |
5367b688 BH |
720 | #if defined(CONFIG_M386) || defined(CONFIG_M486) |
721 | if (boot_cpu_data.x86 < 5) | |
722 | /* There is no speculative execution. | |
723 | * jmp is a barrier to prefetching. */ | |
724 | asm volatile("jmp 1f\n1:\n" ::: "memory"); | |
725 | else | |
726 | #endif | |
727 | /* cpuid is a barrier to speculative execution. | |
728 | * Prefetched instructions are automatically | |
729 | * invalidated when modified. */ | |
730 | asm volatile("cpuid" : "=a" (tmp) : "0" (1) | |
731 | : "ebx", "ecx", "edx", "memory"); | |
683e0253 GOC |
732 | } |
733 | ||
cca2e6f8 JP |
734 | static inline void __monitor(const void *eax, unsigned long ecx, |
735 | unsigned long edx) | |
683e0253 | 736 | { |
4d46a89e | 737 | /* "monitor %eax, %ecx, %edx;" */ |
cca2e6f8 JP |
738 | asm volatile(".byte 0x0f, 0x01, 0xc8;" |
739 | :: "a" (eax), "c" (ecx), "d"(edx)); | |
683e0253 GOC |
740 | } |
741 | ||
742 | static inline void __mwait(unsigned long eax, unsigned long ecx) | |
743 | { | |
4d46a89e | 744 | /* "mwait %eax, %ecx;" */ |
cca2e6f8 JP |
745 | asm volatile(".byte 0x0f, 0x01, 0xc9;" |
746 | :: "a" (eax), "c" (ecx)); | |
683e0253 GOC |
747 | } |
748 | ||
749 | static inline void __sti_mwait(unsigned long eax, unsigned long ecx) | |
750 | { | |
7f424a8b | 751 | trace_hardirqs_on(); |
4d46a89e | 752 | /* "mwait %eax, %ecx;" */ |
cca2e6f8 JP |
753 | asm volatile("sti; .byte 0x0f, 0x01, 0xc9;" |
754 | :: "a" (eax), "c" (ecx)); | |
683e0253 GOC |
755 | } |
756 | ||
757 | extern void mwait_idle_with_hints(unsigned long eax, unsigned long ecx); | |
758 | ||
683e0253 | 759 | extern void select_idle_routine(const struct cpuinfo_x86 *c); |
30e1e6d1 | 760 | extern void init_c1e_mask(void); |
683e0253 | 761 | |
4d46a89e | 762 | extern unsigned long boot_option_idle_override; |
c1e3b377 | 763 | extern unsigned long idle_halt; |
da5e09a1 | 764 | extern unsigned long idle_nomwait; |
683e0253 | 765 | |
394a1505 ML |
766 | /* |
767 | * on systems with caches, caches must be flashed as the absolute | |
768 | * last instruction before going into a suspended halt. Otherwise, | |
769 | * dirty data can linger in the cache and become stale on resume, | |
770 | * leading to strange errors. | |
771 | * | |
772 | * perform a variety of operations to guarantee that the compiler | |
773 | * will not reorder instructions. wbinvd itself is serializing | |
774 | * so the processor will not reorder. | |
775 | * | |
776 | * Systems without cache can just go into halt. | |
777 | */ | |
778 | static inline void wbinvd_halt(void) | |
779 | { | |
780 | mb(); | |
781 | /* check for clflush to determine if wbinvd is legal */ | |
782 | if (cpu_has_clflush) | |
783 | asm volatile("cli; wbinvd; 1: hlt; jmp 1b" : : : "memory"); | |
784 | else | |
785 | while (1) | |
786 | halt(); | |
787 | } | |
788 | ||
1a53905a GOC |
789 | extern void enable_sep_cpu(void); |
790 | extern int sysenter_setup(void); | |
791 | ||
29c84391 JK |
792 | extern void early_trap_init(void); |
793 | ||
1a53905a | 794 | /* Defined in head.S */ |
4d46a89e | 795 | extern struct desc_ptr early_gdt_descr; |
1a53905a GOC |
796 | |
797 | extern void cpu_set_gdt(int); | |
552be871 | 798 | extern void switch_to_new_gdt(int); |
11e3a840 | 799 | extern void load_percpu_segment(int); |
1a53905a | 800 | extern void cpu_init(void); |
1a53905a | 801 | |
c2724775 MM |
802 | static inline unsigned long get_debugctlmsr(void) |
803 | { | |
ea8e61b7 | 804 | unsigned long debugctlmsr = 0; |
c2724775 MM |
805 | |
806 | #ifndef CONFIG_X86_DEBUGCTLMSR | |
807 | if (boot_cpu_data.x86 < 6) | |
808 | return 0; | |
809 | #endif | |
810 | rdmsrl(MSR_IA32_DEBUGCTLMSR, debugctlmsr); | |
811 | ||
ea8e61b7 | 812 | return debugctlmsr; |
c2724775 MM |
813 | } |
814 | ||
5b0e5084 JB |
815 | static inline void update_debugctlmsr(unsigned long debugctlmsr) |
816 | { | |
817 | #ifndef CONFIG_X86_DEBUGCTLMSR | |
818 | if (boot_cpu_data.x86 < 6) | |
819 | return; | |
820 | #endif | |
821 | wrmsrl(MSR_IA32_DEBUGCTLMSR, debugctlmsr); | |
822 | } | |
823 | ||
4d46a89e IM |
824 | /* |
825 | * from system description table in BIOS. Mostly for MCA use, but | |
826 | * others may find it useful: | |
827 | */ | |
828 | extern unsigned int machine_id; | |
829 | extern unsigned int machine_submodel_id; | |
830 | extern unsigned int BIOS_revision; | |
1a53905a | 831 | |
4d46a89e IM |
832 | /* Boot loader type from the setup header: */ |
833 | extern int bootloader_type; | |
5031296c | 834 | extern int bootloader_version; |
1a53905a | 835 | |
4d46a89e | 836 | extern char ignore_fpu_irq; |
683e0253 GOC |
837 | |
838 | #define HAVE_ARCH_PICK_MMAP_LAYOUT 1 | |
839 | #define ARCH_HAS_PREFETCHW | |
840 | #define ARCH_HAS_SPINLOCK_PREFETCH | |
841 | ||
ae2e15eb | 842 | #ifdef CONFIG_X86_32 |
4d46a89e IM |
843 | # define BASE_PREFETCH ASM_NOP4 |
844 | # define ARCH_HAS_PREFETCH | |
ae2e15eb | 845 | #else |
4d46a89e | 846 | # define BASE_PREFETCH "prefetcht0 (%1)" |
ae2e15eb GOC |
847 | #endif |
848 | ||
4d46a89e IM |
849 | /* |
850 | * Prefetch instructions for Pentium III (+) and AMD Athlon (+) | |
851 | * | |
852 | * It's not worth to care about 3dnow prefetches for the K6 | |
853 | * because they are microcoded there and very slow. | |
854 | */ | |
ae2e15eb GOC |
855 | static inline void prefetch(const void *x) |
856 | { | |
857 | alternative_input(BASE_PREFETCH, | |
858 | "prefetchnta (%1)", | |
859 | X86_FEATURE_XMM, | |
860 | "r" (x)); | |
861 | } | |
862 | ||
4d46a89e IM |
863 | /* |
864 | * 3dnow prefetch to get an exclusive cache line. | |
865 | * Useful for spinlocks to avoid one state transition in the | |
866 | * cache coherency protocol: | |
867 | */ | |
ae2e15eb GOC |
868 | static inline void prefetchw(const void *x) |
869 | { | |
870 | alternative_input(BASE_PREFETCH, | |
871 | "prefetchw (%1)", | |
872 | X86_FEATURE_3DNOW, | |
873 | "r" (x)); | |
874 | } | |
875 | ||
4d46a89e IM |
876 | static inline void spin_lock_prefetch(const void *x) |
877 | { | |
878 | prefetchw(x); | |
879 | } | |
880 | ||
2f66dcc9 GOC |
881 | #ifdef CONFIG_X86_32 |
882 | /* | |
883 | * User space process size: 3GB (default). | |
884 | */ | |
4d46a89e | 885 | #define TASK_SIZE PAGE_OFFSET |
d9517346 | 886 | #define TASK_SIZE_MAX TASK_SIZE |
4d46a89e IM |
887 | #define STACK_TOP TASK_SIZE |
888 | #define STACK_TOP_MAX STACK_TOP | |
889 | ||
890 | #define INIT_THREAD { \ | |
891 | .sp0 = sizeof(init_stack) + (long)&init_stack, \ | |
892 | .vm86_info = NULL, \ | |
893 | .sysenter_cs = __KERNEL_CS, \ | |
894 | .io_bitmap_ptr = NULL, \ | |
2f66dcc9 GOC |
895 | } |
896 | ||
897 | /* | |
898 | * Note that the .io_bitmap member must be extra-big. This is because | |
899 | * the CPU will access an additional byte beyond the end of the IO | |
900 | * permission bitmap. The extra byte must be all 1 bits, and must | |
901 | * be within the limit. | |
902 | */ | |
4d46a89e IM |
903 | #define INIT_TSS { \ |
904 | .x86_tss = { \ | |
2f66dcc9 | 905 | .sp0 = sizeof(init_stack) + (long)&init_stack, \ |
4d46a89e IM |
906 | .ss0 = __KERNEL_DS, \ |
907 | .ss1 = __KERNEL_CS, \ | |
908 | .io_bitmap_base = INVALID_IO_BITMAP_OFFSET, \ | |
909 | }, \ | |
910 | .io_bitmap = { [0 ... IO_BITMAP_LONGS] = ~0 }, \ | |
2f66dcc9 GOC |
911 | } |
912 | ||
2f66dcc9 GOC |
913 | extern unsigned long thread_saved_pc(struct task_struct *tsk); |
914 | ||
915 | #define THREAD_SIZE_LONGS (THREAD_SIZE/sizeof(unsigned long)) | |
916 | #define KSTK_TOP(info) \ | |
917 | ({ \ | |
918 | unsigned long *__ptr = (unsigned long *)(info); \ | |
919 | (unsigned long)(&__ptr[THREAD_SIZE_LONGS]); \ | |
920 | }) | |
921 | ||
922 | /* | |
923 | * The below -8 is to reserve 8 bytes on top of the ring0 stack. | |
924 | * This is necessary to guarantee that the entire "struct pt_regs" | |
925 | * is accessable even if the CPU haven't stored the SS/ESP registers | |
926 | * on the stack (interrupt gate does not save these registers | |
927 | * when switching to the same priv ring). | |
928 | * Therefore beware: accessing the ss/esp fields of the | |
929 | * "struct pt_regs" is possible, but they may contain the | |
930 | * completely wrong values. | |
931 | */ | |
932 | #define task_pt_regs(task) \ | |
933 | ({ \ | |
934 | struct pt_regs *__regs__; \ | |
935 | __regs__ = (struct pt_regs *)(KSTK_TOP(task_stack_page(task))-8); \ | |
936 | __regs__ - 1; \ | |
937 | }) | |
938 | ||
4d46a89e | 939 | #define KSTK_ESP(task) (task_pt_regs(task)->sp) |
2f66dcc9 GOC |
940 | |
941 | #else | |
942 | /* | |
943 | * User space process size. 47bits minus one guard page. | |
944 | */ | |
d9517346 | 945 | #define TASK_SIZE_MAX ((1UL << 47) - PAGE_SIZE) |
2f66dcc9 GOC |
946 | |
947 | /* This decides where the kernel will search for a free chunk of vm | |
948 | * space during mmap's. | |
949 | */ | |
4d46a89e IM |
950 | #define IA32_PAGE_OFFSET ((current->personality & ADDR_LIMIT_3GB) ? \ |
951 | 0xc0000000 : 0xFFFFe000) | |
2f66dcc9 | 952 | |
4d46a89e | 953 | #define TASK_SIZE (test_thread_flag(TIF_IA32) ? \ |
d9517346 | 954 | IA32_PAGE_OFFSET : TASK_SIZE_MAX) |
4d46a89e | 955 | #define TASK_SIZE_OF(child) ((test_tsk_thread_flag(child, TIF_IA32)) ? \ |
d9517346 | 956 | IA32_PAGE_OFFSET : TASK_SIZE_MAX) |
2f66dcc9 | 957 | |
922a70d3 | 958 | #define STACK_TOP TASK_SIZE |
d9517346 | 959 | #define STACK_TOP_MAX TASK_SIZE_MAX |
922a70d3 | 960 | |
2f66dcc9 GOC |
961 | #define INIT_THREAD { \ |
962 | .sp0 = (unsigned long)&init_stack + sizeof(init_stack) \ | |
963 | } | |
964 | ||
965 | #define INIT_TSS { \ | |
966 | .x86_tss.sp0 = (unsigned long)&init_stack + sizeof(init_stack) \ | |
967 | } | |
968 | ||
2f66dcc9 GOC |
969 | /* |
970 | * Return saved PC of a blocked thread. | |
971 | * What is this good for? it will be always the scheduler or ret_from_fork. | |
972 | */ | |
4d46a89e | 973 | #define thread_saved_pc(t) (*(unsigned long *)((t)->thread.sp - 8)) |
2f66dcc9 | 974 | |
4d46a89e | 975 | #define task_pt_regs(tsk) ((struct pt_regs *)(tsk)->thread.sp0 - 1) |
89240ba0 | 976 | extern unsigned long KSTK_ESP(struct task_struct *task); |
2f66dcc9 GOC |
977 | #endif /* CONFIG_X86_64 */ |
978 | ||
513ad84b IM |
979 | extern void start_thread(struct pt_regs *regs, unsigned long new_ip, |
980 | unsigned long new_sp); | |
981 | ||
4d46a89e IM |
982 | /* |
983 | * This decides where the kernel will search for a free chunk of vm | |
683e0253 GOC |
984 | * space during mmap's. |
985 | */ | |
986 | #define TASK_UNMAPPED_BASE (PAGE_ALIGN(TASK_SIZE / 3)) | |
987 | ||
4d46a89e | 988 | #define KSTK_EIP(task) (task_pt_regs(task)->ip) |
683e0253 | 989 | |
529e25f6 EB |
990 | /* Get/set a process' ability to use the timestamp counter instruction */ |
991 | #define GET_TSC_CTL(adr) get_tsc_mode((adr)) | |
992 | #define SET_TSC_CTL(val) set_tsc_mode((val)) | |
993 | ||
994 | extern int get_tsc_mode(unsigned long adr); | |
995 | extern int set_tsc_mode(unsigned int val); | |
996 | ||
6a812691 AH |
997 | extern int amd_get_nb_id(int cpu); |
998 | ||
5cbc19a9 PZ |
999 | struct aperfmperf { |
1000 | u64 aperf, mperf; | |
1001 | }; | |
1002 | ||
1003 | static inline void get_aperfmperf(struct aperfmperf *am) | |
1004 | { | |
1005 | WARN_ON_ONCE(!boot_cpu_has(X86_FEATURE_APERFMPERF)); | |
1006 | ||
1007 | rdmsrl(MSR_IA32_APERF, am->aperf); | |
1008 | rdmsrl(MSR_IA32_MPERF, am->mperf); | |
1009 | } | |
1010 | ||
1011 | #define APERFMPERF_SHIFT 10 | |
1012 | ||
1013 | static inline | |
1014 | unsigned long calc_aperfmperf_ratio(struct aperfmperf *old, | |
1015 | struct aperfmperf *new) | |
1016 | { | |
1017 | u64 aperf = new->aperf - old->aperf; | |
1018 | u64 mperf = new->mperf - old->mperf; | |
1019 | unsigned long ratio = aperf; | |
1020 | ||
1021 | mperf >>= APERFMPERF_SHIFT; | |
1022 | if (mperf) | |
1023 | ratio = div64_u64(aperf, mperf); | |
1024 | ||
1025 | return ratio; | |
1026 | } | |
1027 | ||
d78d671d HR |
1028 | /* |
1029 | * AMD errata checking | |
1030 | */ | |
1031 | #ifdef CONFIG_CPU_SUP_AMD | |
9d8888c2 | 1032 | extern const int amd_erratum_400[]; |
d78d671d HR |
1033 | extern bool cpu_has_amd_erratum(const int *); |
1034 | ||
1035 | #define AMD_LEGACY_ERRATUM(...) { -1, __VA_ARGS__, 0 } | |
1036 | #define AMD_OSVW_ERRATUM(osvw_id, ...) { osvw_id, __VA_ARGS__, 0 } | |
1037 | #define AMD_MODEL_RANGE(f, m_start, s_start, m_end, s_end) \ | |
1038 | ((f << 24) | (m_start << 16) | (s_start << 12) | (m_end << 4) | (s_end)) | |
1039 | #define AMD_MODEL_RANGE_FAMILY(range) (((range) >> 24) & 0xff) | |
1040 | #define AMD_MODEL_RANGE_START(range) (((range) >> 12) & 0xfff) | |
1041 | #define AMD_MODEL_RANGE_END(range) ((range) & 0xfff) | |
1042 | ||
1043 | #else | |
1044 | #define cpu_has_amd_erratum(x) (false) | |
1045 | #endif /* CONFIG_CPU_SUP_AMD */ | |
1046 | ||
1965aae3 | 1047 | #endif /* _ASM_X86_PROCESSOR_H */ |