]> bbs.cooldavid.org Git - net-next-2.6.git/blame - arch/ppc/platforms/85xx/sbc8560.c
[PATCH] chrp_pegasos_eth: Added Marvell Discovery II SRAM support
[net-next-2.6.git] / arch / ppc / platforms / 85xx / sbc8560.c
CommitLineData
1da177e4
LT
1/*
2 * arch/ppc/platforms/85xx/sbc8560.c
3 *
4 * Wind River SBC8560 board specific routines
5 *
6 * Maintainer: Kumar Gala <kumar.gala@freescale.com>
7 *
8 * Copyright 2004 Freescale Semiconductor Inc.
9 *
10 * This program is free software; you can redistribute it and/or modify it
11 * under the terms of the GNU General Public License as published by the
12 * Free Software Foundation; either version 2 of the License, or (at your
13 * option) any later version.
14 */
15
16#include <linux/config.h>
17#include <linux/stddef.h>
18#include <linux/kernel.h>
19#include <linux/init.h>
20#include <linux/errno.h>
21#include <linux/reboot.h>
22#include <linux/pci.h>
23#include <linux/kdev_t.h>
24#include <linux/major.h>
25#include <linux/console.h>
26#include <linux/delay.h>
1da177e4
LT
27#include <linux/seq_file.h>
28#include <linux/root_dev.h>
29#include <linux/serial.h>
30#include <linux/tty.h> /* for linux/serial_core.h */
31#include <linux/serial_core.h>
32#include <linux/initrd.h>
33#include <linux/module.h>
34#include <linux/fsl_devices.h>
35
36#include <asm/system.h>
37#include <asm/pgtable.h>
38#include <asm/page.h>
39#include <asm/atomic.h>
40#include <asm/time.h>
41#include <asm/io.h>
42#include <asm/machdep.h>
1da177e4
LT
43#include <asm/open_pic.h>
44#include <asm/bootinfo.h>
45#include <asm/pci-bridge.h>
46#include <asm/mpc85xx.h>
47#include <asm/irq.h>
48#include <asm/immap_85xx.h>
49#include <asm/kgdb.h>
50#include <asm/ppc_sys.h>
51#include <mm/mmu_decl.h>
52
53#include <syslib/ppc85xx_common.h>
54#include <syslib/ppc85xx_setup.h>
55
56#ifdef CONFIG_SERIAL_8250
57static void __init
58sbc8560_early_serial_map(void)
59{
60 struct uart_port uart_req;
61
62 /* Setup serial port access */
63 memset(&uart_req, 0, sizeof (uart_req));
64 uart_req.irq = MPC85xx_IRQ_EXT9;
65 uart_req.flags = STD_COM_FLAGS;
66 uart_req.uartclk = BASE_BAUD * 16;
67 uart_req.iotype = SERIAL_IO_MEM;
68 uart_req.mapbase = UARTA_ADDR;
69 uart_req.membase = ioremap(uart_req.mapbase, MPC85xx_UART0_SIZE);
70 uart_req.type = PORT_16650;
71
72#if defined(CONFIG_SERIAL_TEXT_DEBUG) || defined(CONFIG_KGDB)
73 gen550_init(0, &uart_req);
74#endif
75
76 if (early_serial_setup(&uart_req) != 0)
77 printk("Early serial init of port 0 failed\n");
78
79 /* Assume early_serial_setup() doesn't modify uart_req */
80 uart_req.line = 1;
81 uart_req.mapbase = UARTB_ADDR;
82 uart_req.membase = ioremap(uart_req.mapbase, MPC85xx_UART1_SIZE);
83 uart_req.irq = MPC85xx_IRQ_EXT10;
84
85#if defined(CONFIG_SERIAL_TEXT_DEBUG) || defined(CONFIG_KGDB)
86 gen550_init(1, &uart_req);
87#endif
88
89 if (early_serial_setup(&uart_req) != 0)
90 printk("Early serial init of port 1 failed\n");
91}
92#endif
93
94/* ************************************************************************
95 *
96 * Setup the architecture
97 *
98 */
99static void __init
100sbc8560_setup_arch(void)
101{
102 bd_t *binfo = (bd_t *) __res;
103 unsigned int freq;
104 struct gianfar_platform_data *pdata;
105
106 /* get the core frequency */
107 freq = binfo->bi_intfreq;
108
109 if (ppc_md.progress)
110 ppc_md.progress("sbc8560_setup_arch()", 0);
111
112 /* Set loops_per_jiffy to a half-way reasonable value,
113 for use until calibrate_delay gets called. */
114 loops_per_jiffy = freq / HZ;
115
116#ifdef CONFIG_PCI
117 /* setup PCI host bridges */
118 mpc85xx_setup_hose();
119#endif
120#ifdef CONFIG_SERIAL_8250
121 sbc8560_early_serial_map();
122#endif
123#ifdef CONFIG_SERIAL_TEXT_DEBUG
124 /* Invalidate the entry we stole earlier the serial ports
125 * should be properly mapped */
5be061ee 126 invalidate_tlbcam_entry(num_tlbcam_entries - 1);
1da177e4
LT
127#endif
128
129 /* setup the board related information for the enet controllers */
130 pdata = (struct gianfar_platform_data *) ppc_sys_get_pdata(MPC85xx_TSEC1);
62aa751d
KG
131 if (pdata) {
132 pdata->board_flags = FSL_GIANFAR_BRD_HAS_PHY_INTR;
133 pdata->interruptPHY = MPC85xx_IRQ_EXT6;
134 pdata->phyid = 25;
135 /* fixup phy address */
136 pdata->phy_reg_addr += binfo->bi_immr_base;
137 memcpy(pdata->mac_addr, binfo->bi_enetaddr, 6);
138 }
1da177e4
LT
139
140 pdata = (struct gianfar_platform_data *) ppc_sys_get_pdata(MPC85xx_TSEC2);
62aa751d
KG
141 if (pdata) {
142 pdata->board_flags = FSL_GIANFAR_BRD_HAS_PHY_INTR;
143 pdata->interruptPHY = MPC85xx_IRQ_EXT7;
144 pdata->phyid = 26;
145 /* fixup phy address */
146 pdata->phy_reg_addr += binfo->bi_immr_base;
147 memcpy(pdata->mac_addr, binfo->bi_enet1addr, 6);
148 }
1da177e4
LT
149
150#ifdef CONFIG_BLK_DEV_INITRD
151 if (initrd_start)
152 ROOT_DEV = Root_RAM0;
153 else
154#endif
155#ifdef CONFIG_ROOT_NFS
156 ROOT_DEV = Root_NFS;
157#else
158 ROOT_DEV = Root_HDA1;
159#endif
160}
161
162/* ************************************************************************ */
163void __init
164platform_init(unsigned long r3, unsigned long r4, unsigned long r5,
165 unsigned long r6, unsigned long r7)
166{
167 /* parse_bootinfo must always be called first */
168 parse_bootinfo(find_bootinfo());
169
170 /*
171 * If we were passed in a board information, copy it into the
172 * residual data area.
173 */
174 if (r3) {
175 memcpy((void *) __res, (void *) (r3 + KERNELBASE),
176 sizeof (bd_t));
177 }
178
179#ifdef CONFIG_SERIAL_TEXT_DEBUG
180 /* Use the last TLB entry to map CCSRBAR to allow access to DUART regs */
5be061ee 181 settlbcam(num_tlbcam_entries - 1, UARTA_ADDR,
1da177e4
LT
182 UARTA_ADDR, 0x1000, _PAGE_IO, 0);
183#endif
184
185#if defined(CONFIG_BLK_DEV_INITRD)
186 /*
187 * If the init RAM disk has been configured in, and there's a valid
188 * starting address for it, set it up.
189 */
190 if (r4) {
191 initrd_start = r4 + KERNELBASE;
192 initrd_end = r5 + KERNELBASE;
193 }
194#endif /* CONFIG_BLK_DEV_INITRD */
195
196 /* Copy the kernel command line arguments to a safe place. */
197
198 if (r6) {
199 *(char *) (r7 + KERNELBASE) = 0;
200 strcpy(cmd_line, (char *) (r6 + KERNELBASE));
201 }
202
203 identify_ppc_sys_by_id(mfspr(SPRN_SVR));
204
205 /* setup the PowerPC module struct */
206 ppc_md.setup_arch = sbc8560_setup_arch;
207 ppc_md.show_cpuinfo = sbc8560_show_cpuinfo;
208
209 ppc_md.init_IRQ = sbc8560_init_IRQ;
210 ppc_md.get_irq = openpic_get_irq;
211
212 ppc_md.restart = mpc85xx_restart;
213 ppc_md.power_off = mpc85xx_power_off;
214 ppc_md.halt = mpc85xx_halt;
215
216 ppc_md.find_end_of_memory = mpc85xx_find_end_of_memory;
217
218 ppc_md.time_init = NULL;
219 ppc_md.set_rtc_time = NULL;
220 ppc_md.get_rtc_time = NULL;
221 ppc_md.calibrate_decr = mpc85xx_calibrate_decr;
222
223#if defined(CONFIG_SERIAL_8250) && defined(CONFIG_SERIAL_TEXT_DEBUG)
224 ppc_md.progress = gen550_progress;
225#endif /* CONFIG_SERIAL_8250 && CONFIG_SERIAL_TEXT_DEBUG */
252fcaed
KG
226#if defined(CONFIG_SERIAL_8250) && defined(CONFIG_KGDB)
227 ppc_md.early_serial_map = sbc8560_early_serial_map;
228#endif /* CONFIG_SERIAL_8250 && CONFIG_KGDB */
1da177e4
LT
229
230 if (ppc_md.progress)
231 ppc_md.progress("sbc8560_init(): exit", 0);
232}