[net-next-2.6.git] / arch / microblaze / kernel / timer.c

/*
 * Copyright (C) 2007-2009 Michal Simek <monstr@monstr.eu>
 * Copyright (C) 2007-2009 PetaLogix
 * Copyright (C) 2006 Atmark Techno, Inc.
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License. See the file "COPYING" in the main directory of this archive
 * for more details.
 */

#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/param.h>
#include <linux/interrupt.h>
#include <linux/profile.h>
#include <linux/irq.h>
#include <linux/delay.h>
#include <linux/sched.h>
#include <linux/spinlock.h>
#include <linux/err.h>
#include <linux/clk.h>
#include <linux/clocksource.h>
#include <linux/clockchips.h>
#include <linux/io.h>
#include <linux/bug.h>
#include <asm/cpuinfo.h>
#include <asm/setup.h>
#include <asm/prom.h>
#include <asm/irq.h>
#include <asm/system.h>

#ifdef CONFIG_SELFMOD_TIMER
#include <asm/selfmod.h>
#define TIMER_BASE	BARRIER_BASE_ADDR
#else
static unsigned int timer_baseaddr;
#define TIMER_BASE	timer_baseaddr
#endif

#define TCSR0	(0x00)
#define TLR0	(0x04)
#define TCR0	(0x08)
#define TCSR1	(0x10)
#define TLR1	(0x14)
#define TCR1	(0x18)

#define TCSR_MDT	(1<<0)
#define TCSR_UDT	(1<<1)
#define TCSR_GENT	(1<<2)
#define TCSR_CAPT	(1<<3)
#define TCSR_ARHT	(1<<4)
#define TCSR_LOAD	(1<<5)
#define TCSR_ENIT	(1<<6)
#define TCSR_ENT	(1<<7)
#define TCSR_TINT	(1<<8)
#define TCSR_PWMA	(1<<9)
#define TCSR_ENALL	(1<<10)

static inline void microblaze_timer0_stop(void)
{
	out_be32(TIMER_BASE + TCSR0, in_be32(TIMER_BASE + TCSR0) & ~TCSR_ENT);
}

static inline void microblaze_timer0_start_periodic(unsigned long load_val)
{
	if (!load_val)
		load_val = 1;
	out_be32(TIMER_BASE + TLR0, load_val); /* loading value to timer reg */

	/* load the initial value */
	out_be32(TIMER_BASE + TCSR0, TCSR_LOAD);

	/* see timer data sheet for detail
	 * !ENALL - don't enable 'em all
	 * !PWMA - disable pwm
	 * TINT - clear interrupt status
	 * ENT- enable timer itself
	 * EINT - enable interrupt
	 * !LOAD - clear the bit to let go
	 * ARHT - auto reload
	 * !CAPT - no external trigger
	 * !GENT - no external signal
	 * UDT - set the timer as down counter
	 * !MDT0 - generate mode
	 */
	out_be32(TIMER_BASE + TCSR0,
			TCSR_TINT|TCSR_ENIT|TCSR_ENT|TCSR_ARHT|TCSR_UDT);
}

static inline void microblaze_timer0_start_oneshot(unsigned long load_val)
{
	if (!load_val)
		load_val = 1;
	out_be32(TIMER_BASE + TLR0, load_val); /* loading value to timer reg */

	/* load the initial value */
	out_be32(TIMER_BASE + TCSR0, TCSR_LOAD);

	out_be32(TIMER_BASE + TCSR0,
			TCSR_TINT|TCSR_ENIT|TCSR_ENT|TCSR_ARHT|TCSR_UDT);
}

static int microblaze_timer_set_next_event(unsigned long delta,
					struct clock_event_device *dev)
{
	pr_debug("%s: next event, delta %x\n", __func__, (u32)delta);
	microblaze_timer0_start_oneshot(delta);
	return 0;
}

static void microblaze_timer_set_mode(enum clock_event_mode mode,
				struct clock_event_device *evt)
{
	switch (mode) {
	case CLOCK_EVT_MODE_PERIODIC:
		printk(KERN_INFO "%s: periodic\n", __func__);
		microblaze_timer0_start_periodic(cpuinfo.freq_div_hz);
		break;
	case CLOCK_EVT_MODE_ONESHOT:
		printk(KERN_INFO "%s: oneshot\n", __func__);
		break;
	case CLOCK_EVT_MODE_UNUSED:
		printk(KERN_INFO "%s: unused\n", __func__);
		break;
	case CLOCK_EVT_MODE_SHUTDOWN:
		printk(KERN_INFO "%s: shutdown\n", __func__);
		microblaze_timer0_stop();
		break;
	case CLOCK_EVT_MODE_RESUME:
		printk(KERN_INFO "%s: resume\n", __func__);
		break;
	}
}

static struct clock_event_device clockevent_microblaze_timer = {
	.name		= "microblaze_clockevent",
	.features       = CLOCK_EVT_FEAT_ONESHOT | CLOCK_EVT_FEAT_PERIODIC,
	.shift		= 24,
	.rating		= 300,
	.set_next_event	= microblaze_timer_set_next_event,
	.set_mode	= microblaze_timer_set_mode,
};

static inline void timer_ack(void)
{
	out_be32(TIMER_BASE + TCSR0, in_be32(TIMER_BASE + TCSR0));
}

static irqreturn_t timer_interrupt(int irq, void *dev_id)
{
	struct clock_event_device *evt = &clockevent_microblaze_timer;
#ifdef CONFIG_HEART_BEAT
	heartbeat();
#endif
	timer_ack();
	evt->event_handler(evt);
	return IRQ_HANDLED;
}

static struct irqaction timer_irqaction = {
	.handler = timer_interrupt,
	.flags = IRQF_DISABLED | IRQF_TIMER,
	.name = "timer",
	.dev_id = &clockevent_microblaze_timer,
};

static __init void microblaze_clockevent_init(void)
{
	clockevent_microblaze_timer.mult =
		div_sc(cpuinfo.cpu_clock_freq, NSEC_PER_SEC,
				clockevent_microblaze_timer.shift);
	clockevent_microblaze_timer.max_delta_ns =
		clockevent_delta2ns((u32)~0, &clockevent_microblaze_timer);
	clockevent_microblaze_timer.min_delta_ns =
		clockevent_delta2ns(1, &clockevent_microblaze_timer);
	clockevent_microblaze_timer.cpumask = cpumask_of(0);
	clockevents_register_device(&clockevent_microblaze_timer);
}

static cycle_t microblaze_read(struct clocksource *cs)
{
	/* reading actual value of timer 1 */
	return (cycle_t) (in_be32(TIMER_BASE + TCR1));
}

static struct timecounter microblaze_tc = {
	.cc = NULL,
};

static cycle_t microblaze_cc_read(const struct cyclecounter *cc)
{
	return microblaze_read(NULL);
}

static struct cyclecounter microblaze_cc = {
	.read = microblaze_cc_read,
	.mask = CLOCKSOURCE_MASK(32),
	.shift = 24,
};

int __init init_microblaze_timecounter(void)
{
	microblaze_cc.mult = div_sc(cpuinfo.cpu_clock_freq, NSEC_PER_SEC,
				microblaze_cc.shift);

	timecounter_init(&microblaze_tc, &microblaze_cc, sched_clock());

	return 0;
}

static struct clocksource clocksource_microblaze = {
	.name		= "microblaze_clocksource",
	.rating		= 300,
	.read		= microblaze_read,
	.mask		= CLOCKSOURCE_MASK(32),
	.shift		= 24, /* I can shift it */
	.flags		= CLOCK_SOURCE_IS_CONTINUOUS,
};

static int __init microblaze_clocksource_init(void)
{
	clocksource_microblaze.mult =
			clocksource_hz2mult(cpuinfo.cpu_clock_freq,
						clocksource_microblaze.shift);
	if (clocksource_register(&clocksource_microblaze))
		panic("failed to register clocksource");

	/* stop timer1 */
	out_be32(TIMER_BASE + TCSR1, in_be32(TIMER_BASE + TCSR1) & ~TCSR_ENT);
	/* start timer1 - up counting without interrupt */
	out_be32(TIMER_BASE + TCSR1, TCSR_TINT|TCSR_ENT|TCSR_ARHT);

	/* register timecounter - for ftrace support */
	init_microblaze_timecounter();
	return 0;
}

/*
 * We have to protect accesses before timer initialization
 * and return 0 for sched_clock function below.
 */
static int timer_initialized;

void __init time_init(void)
{
	u32 irq, i = 0;
	u32 timer_num = 1;
	struct device_node *timer = NULL;
#ifdef CONFIG_SELFMOD_TIMER
	unsigned int timer_baseaddr = 0;
	int arr_func[] = {
				(int)&microblaze_read,
				(int)&timer_interrupt,
				(int)&microblaze_clocksource_init,
				(int)&microblaze_timer_set_mode,
				(int)&microblaze_timer_set_next_event,
				0
			};
#endif
	char *timer_list[] = {
				"xlnx,xps-timer-1.00.a",
				"xlnx,opb-timer-1.00.b",
				"xlnx,opb-timer-1.00.a",
				NULL
			};

	for (i = 0; timer_list[i] != NULL; i++) {
		timer = of_find_compatible_node(NULL, NULL, timer_list[i]);
		if (timer)
			break;
	}
	BUG_ON(!timer);

	timer_baseaddr = *(int *) of_get_property(timer, "reg", NULL);
	timer_baseaddr = (unsigned long) ioremap(timer_baseaddr, PAGE_SIZE);
	irq = *(int *) of_get_property(timer, "interrupts", NULL);
	timer_num =
		*(int *) of_get_property(timer, "xlnx,one-timer-only", NULL);
	if (timer_num) {
		printk(KERN_EMERG "Please enable two timers in HW\n");
		BUG();
	}

#ifdef CONFIG_SELFMOD_TIMER
	selfmod_function((int *) arr_func, timer_baseaddr);
#endif
	printk(KERN_INFO "%s #0 at 0x%08x, irq=%d\n",
		timer_list[i], timer_baseaddr, irq);

	cpuinfo.freq_div_hz = cpuinfo.cpu_clock_freq / HZ;

	setup_irq(irq, &timer_irqaction);
#ifdef CONFIG_HEART_BEAT
	setup_heartbeat();
#endif
	microblaze_clocksource_init();
	microblaze_clockevent_init();
	timer_initialized = 1;
}

unsigned long long notrace sched_clock(void)
{
	if (timer_initialized) {
		struct clocksource *cs = &clocksource_microblaze;
		cycle_t cyc = cs->read(NULL);
		return clocksource_cyc2ns(cyc, cs->mult, cs->shift);
	}
	return 0;
}
Commit	Line	Data
eedbdab9 MS	1	/*
	2	* Copyright (C) 2007-2009 Michal Simek <monstr@monstr.eu>
	3	* Copyright (C) 2007-2009 PetaLogix
	4	* Copyright (C) 2006 Atmark Techno, Inc.
	5	*
	6	* This file is subject to the terms and conditions of the GNU General Public
	7	* License. See the file "COPYING" in the main directory of this archive
	8	* for more details.
	9	*/
	10
	11	#include <linux/init.h>
	12	#include <linux/kernel.h>
	13	#include <linux/param.h>
	14	#include <linux/interrupt.h>
	15	#include <linux/profile.h>
	16	#include <linux/irq.h>
	17	#include <linux/delay.h>
	18	#include <linux/sched.h>
	19	#include <linux/spinlock.h>
	20	#include <linux/err.h>
	21	#include <linux/clk.h>
	22	#include <linux/clocksource.h>
	23	#include <linux/clockchips.h>
	24	#include <linux/io.h>
892ee92b	25	#include <linux/bug.h>
eedbdab9 MS	26	#include <asm/cpuinfo.h>
	27	#include <asm/setup.h>
	28	#include <asm/prom.h>
	29	#include <asm/irq.h>
	30	#include <asm/system.h>
	31
	32	#ifdef CONFIG_SELFMOD_TIMER
	33	#include <asm/selfmod.h>
	34	#define TIMER_BASE BARRIER_BASE_ADDR
	35	#else
	36	static unsigned int timer_baseaddr;
	37	#define TIMER_BASE timer_baseaddr
	38	#endif
	39
	40	#define TCSR0 (0x00)
	41	#define TLR0 (0x04)
	42	#define TCR0 (0x08)
	43	#define TCSR1 (0x10)
	44	#define TLR1 (0x14)
	45	#define TCR1 (0x18)
	46
	47	#define TCSR_MDT (1<<0)
	48	#define TCSR_UDT (1<<1)
	49	#define TCSR_GENT (1<<2)
	50	#define TCSR_CAPT (1<<3)
	51	#define TCSR_ARHT (1<<4)
	52	#define TCSR_LOAD (1<<5)
	53	#define TCSR_ENIT (1<<6)
	54	#define TCSR_ENT (1<<7)
	55	#define TCSR_TINT (1<<8)
	56	#define TCSR_PWMA (1<<9)
	57	#define TCSR_ENALL (1<<10)
	58
	59	static inline void microblaze_timer0_stop(void)
	60	{
	61	out_be32(TIMER_BASE + TCSR0, in_be32(TIMER_BASE + TCSR0) & ~TCSR_ENT);
	62	}
	63
	64	static inline void microblaze_timer0_start_periodic(unsigned long load_val)
	65	{
	66	if (!load_val)
	67	load_val = 1;
	68	out_be32(TIMER_BASE + TLR0, load_val); /* loading value to timer reg */
	69
	70	/* load the initial value */
	71	out_be32(TIMER_BASE + TCSR0, TCSR_LOAD);
	72
	73	/* see timer data sheet for detail
	74	* !ENALL - don't enable 'em all
	75	* !PWMA - disable pwm
	76	* TINT - clear interrupt status
	77	* ENT- enable timer itself
	78	* EINT - enable interrupt
	79	* !LOAD - clear the bit to let go
	80	* ARHT - auto reload
	81	* !CAPT - no external trigger
	82	* !GENT - no external signal
	83	* UDT - set the timer as down counter
	84	* !MDT0 - generate mode
	85	*/
	86	out_be32(TIMER_BASE + TCSR0,
	87	TCSR_TINT\|TCSR_ENIT\|TCSR_ENT\|TCSR_ARHT\|TCSR_UDT);
	88	}
	89
90	static inline void microblaze_timer0_start_oneshot(unsigned long load_val)
91	{
92	if (!load_val)
93	load_val = 1;
94	out_be32(TIMER_BASE + TLR0, load_val); /* loading value to timer reg */
95
96	/* load the initial value */
97	out_be32(TIMER_BASE + TCSR0, TCSR_LOAD);
98
99	out_be32(TIMER_BASE + TCSR0,
100	TCSR_TINT\|TCSR_ENIT\|TCSR_ENT\|TCSR_ARHT\|TCSR_UDT);
101	}
102
103	static int microblaze_timer_set_next_event(unsigned long delta,
104	struct clock_event_device *dev)
105	{
106	pr_debug("%s: next event, delta %x\n", __func__, (u32)delta);
107	microblaze_timer0_start_oneshot(delta);
108	return 0;
109	}
110
111	static void microblaze_timer_set_mode(enum clock_event_mode mode,
112	struct clock_event_device *evt)
113	{
114	switch (mode) {
115	case CLOCK_EVT_MODE_PERIODIC:
116	printk(KERN_INFO "%s: periodic\n", __func__);
117	microblaze_timer0_start_periodic(cpuinfo.freq_div_hz);
118	break;
119	case CLOCK_EVT_MODE_ONESHOT:
120	printk(KERN_INFO "%s: oneshot\n", __func__);
121	break;
122	case CLOCK_EVT_MODE_UNUSED:
123	printk(KERN_INFO "%s: unused\n", __func__);
124	break;
125	case CLOCK_EVT_MODE_SHUTDOWN:
126	printk(KERN_INFO "%s: shutdown\n", __func__);
127	microblaze_timer0_stop();
128	break;
129	case CLOCK_EVT_MODE_RESUME:
130	printk(KERN_INFO "%s: resume\n", __func__);
131	break;
132	}
133	}
134
135	static struct clock_event_device clockevent_microblaze_timer = {
136	.name = "microblaze_clockevent",
137	.features = CLOCK_EVT_FEAT_ONESHOT \| CLOCK_EVT_FEAT_PERIODIC,
138	.shift = 24,
139	.rating = 300,
140	.set_next_event = microblaze_timer_set_next_event,
141	.set_mode = microblaze_timer_set_mode,
142	};
143
144	static inline void timer_ack(void)
145	{
146	out_be32(TIMER_BASE + TCSR0, in_be32(TIMER_BASE + TCSR0));
147	}
148
149	static irqreturn_t timer_interrupt(int irq, void *dev_id)
150	{
151	struct clock_event_device *evt = &clockevent_microblaze_timer;
152	#ifdef CONFIG_HEART_BEAT
153	heartbeat();
154	#endif
155	timer_ack();
156	evt->event_handler(evt);
157	return IRQ_HANDLED;
158	}
159
160	static struct irqaction timer_irqaction = {
161	.handler = timer_interrupt,
162	.flags = IRQF_DISABLED \| IRQF_TIMER,
163	.name = "timer",
164	.dev_id = &clockevent_microblaze_timer,
165	};
166
167	static __init void microblaze_clockevent_init(void)
168	{
169	clockevent_microblaze_timer.mult =
170	div_sc(cpuinfo.cpu_clock_freq, NSEC_PER_SEC,
171	clockevent_microblaze_timer.shift);
172	clockevent_microblaze_timer.max_delta_ns =
173	clockevent_delta2ns((u32)~0, &clockevent_microblaze_timer);
174	clockevent_microblaze_timer.min_delta_ns =
175	clockevent_delta2ns(1, &clockevent_microblaze_timer);
176	clockevent_microblaze_timer.cpumask = cpumask_of(0);
177	clockevents_register_device(&clockevent_microblaze_timer);
178	}
179
f57f2fe2	180	static cycle_t microblaze_read(struct clocksource *cs)
eedbdab9 MS	181	{
	182	/* reading actual value of timer 1 */
	183	return (cycle_t) (in_be32(TIMER_BASE + TCR1));
	184	}
	185
519e9f41 MS	186	static struct timecounter microblaze_tc = {
	187	.cc = NULL,
	188	};
	189
	190	static cycle_t microblaze_cc_read(const struct cyclecounter *cc)
	191	{
	192	return microblaze_read(NULL);
	193	}
	194
	195	static struct cyclecounter microblaze_cc = {
	196	.read = microblaze_cc_read,
	197	.mask = CLOCKSOURCE_MASK(32),
	198	.shift = 24,
	199	};
	200
	201	int __init init_microblaze_timecounter(void)
	202	{
	203	microblaze_cc.mult = div_sc(cpuinfo.cpu_clock_freq, NSEC_PER_SEC,
	204	microblaze_cc.shift);
	205
	206	timecounter_init(&microblaze_tc, &microblaze_cc, sched_clock());
	207
	208	return 0;
	209	}
	210
eedbdab9 MS	211	static struct clocksource clocksource_microblaze = {
	212	.name = "microblaze_clocksource",
	213	.rating = 300,
	214	.read = microblaze_read,
	215	.mask = CLOCKSOURCE_MASK(32),
	216	.shift = 24, /* I can shift it */
	217	.flags = CLOCK_SOURCE_IS_CONTINUOUS,
	218	};
	219
	220	static int __init microblaze_clocksource_init(void)
	221	{
	222	clocksource_microblaze.mult =
	223	clocksource_hz2mult(cpuinfo.cpu_clock_freq,
	224	clocksource_microblaze.shift);
	225	if (clocksource_register(&clocksource_microblaze))
	226	panic("failed to register clocksource");
	227
	228	/* stop timer1 */
	229	out_be32(TIMER_BASE + TCSR1, in_be32(TIMER_BASE + TCSR1) & ~TCSR_ENT);
	230	/* start timer1 - up counting without interrupt */
	231	out_be32(TIMER_BASE + TCSR1, TCSR_TINT\|TCSR_ENT\|TCSR_ARHT);
519e9f41 MS	232
	233	/* register timecounter - for ftrace support */
	234	init_microblaze_timecounter();
eedbdab9 MS	235	return 0;
	236	}
	237
6f34b08f MS	238	/*
	239	* We have to protect accesses before timer initialization
	240	* and return 0 for sched_clock function below.
	241	*/
	242	static int timer_initialized;
	243
eedbdab9 MS	244	void __init time_init(void)
	245	{
	246	u32 irq, i = 0;
	247	u32 timer_num = 1;
	248	struct device_node *timer = NULL;
	249	#ifdef CONFIG_SELFMOD_TIMER
	250	unsigned int timer_baseaddr = 0;
	251	int arr_func[] = {
	252	(int)&microblaze_read,
	253	(int)&timer_interrupt,
	254	(int)&microblaze_clocksource_init,
	255	(int)&microblaze_timer_set_mode,
	256	(int)&microblaze_timer_set_next_event,
	257	0
	258	};
	259	#endif
	260	char *timer_list[] = {
	261	"xlnx,xps-timer-1.00.a",
	262	"xlnx,opb-timer-1.00.b",
	263	"xlnx,opb-timer-1.00.a",
	264	NULL
	265	};
	266
	267	for (i = 0; timer_list[i] != NULL; i++) {
	268	timer = of_find_compatible_node(NULL, NULL, timer_list[i]);
	269	if (timer)
	270	break;
	271	}
892ee92b	272	BUG_ON(!timer);
eedbdab9 MS	273
	274	timer_baseaddr = (int ) of_get_property(timer, "reg", NULL);
	275	timer_baseaddr = (unsigned long) ioremap(timer_baseaddr, PAGE_SIZE);
	276	irq = (int ) of_get_property(timer, "interrupts", NULL);
	277	timer_num =
	278	(int ) of_get_property(timer, "xlnx,one-timer-only", NULL);
	279	if (timer_num) {
	280	printk(KERN_EMERG "Please enable two timers in HW\n");
	281	BUG();
	282	}
	283
	284	#ifdef CONFIG_SELFMOD_TIMER
	285	selfmod_function((int *) arr_func, timer_baseaddr);
	286	#endif
	287	printk(KERN_INFO "%s #0 at 0x%08x, irq=%d\n",
	288	timer_list[i], timer_baseaddr, irq);
	289
	290	cpuinfo.freq_div_hz = cpuinfo.cpu_clock_freq / HZ;
	291
	292	setup_irq(irq, &timer_irqaction);
	293	#ifdef CONFIG_HEART_BEAT
	294	setup_heartbeat();
	295	#endif
	296	microblaze_clocksource_init();
	297	microblaze_clockevent_init();
6f34b08f MS	298	timer_initialized = 1;
	299	}
	300
	301	unsigned long long notrace sched_clock(void)
	302	{
	303	if (timer_initialized) {
	304	struct clocksource *cs = &clocksource_microblaze;
	305	cycle_t cyc = cs->read(NULL);
	306	return clocksource_cyc2ns(cyc, cs->mult, cs->shift);
	307	}
	308	return 0;
eedbdab9	309	}