]>
Commit | Line | Data |
---|---|---|
b97b8a99 BS |
1 | /* |
2 | * Blackfin CPLB initialization | |
3 | * | |
4 | * Copyright 2004-2007 Analog Devices Inc. | |
5 | * | |
6 | * Bugs: Enter bugs at http://blackfin.uclinux.org/ | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License as published by | |
10 | * the Free Software Foundation; either version 2 of the License, or | |
11 | * (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, see the file COPYING, or write | |
20 | * to the Free Software Foundation, Inc., | |
21 | * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA | |
22 | */ | |
23 | #include <linux/module.h> | |
24 | ||
25 | #include <asm/blackfin.h> | |
26 | #include <asm/cplb.h> | |
27 | #include <asm/cplbinit.h> | |
dbc895f9 | 28 | #include <asm/mem_map.h> |
b97b8a99 | 29 | |
c605999b MF |
30 | #if ANOMALY_05000263 |
31 | # error the MPU will not function safely while Anomaly 05000263 applies | |
32 | #endif | |
33 | ||
b8a98989 GY |
34 | struct cplb_entry icplb_tbl[NR_CPUS][MAX_CPLBS]; |
35 | struct cplb_entry dcplb_tbl[NR_CPUS][MAX_CPLBS]; | |
b97b8a99 BS |
36 | |
37 | int first_switched_icplb, first_switched_dcplb; | |
38 | int first_mask_dcplb; | |
39 | ||
b8a98989 | 40 | void __init generate_cplb_tables_cpu(unsigned int cpu) |
b97b8a99 BS |
41 | { |
42 | int i_d, i_i; | |
43 | unsigned long addr; | |
44 | unsigned long d_data, i_data; | |
45 | unsigned long d_cache = 0, i_cache = 0; | |
46 | ||
8cab0288 MF |
47 | printk(KERN_INFO "MPU: setting up cplb tables with memory protection\n"); |
48 | ||
b97b8a99 BS |
49 | #ifdef CONFIG_BFIN_ICACHE |
50 | i_cache = CPLB_L1_CHBL | ANOMALY_05000158_WORKAROUND; | |
51 | #endif | |
52 | ||
53 | #ifdef CONFIG_BFIN_DCACHE | |
54 | d_cache = CPLB_L1_CHBL; | |
dbfe44f0 | 55 | #ifdef CONFIG_BFIN_WT |
b97b8a99 BS |
56 | d_cache |= CPLB_L1_AOW | CPLB_WT; |
57 | #endif | |
58 | #endif | |
b8a98989 | 59 | |
b97b8a99 BS |
60 | i_d = i_i = 0; |
61 | ||
62 | /* Set up the zero page. */ | |
b8a98989 GY |
63 | dcplb_tbl[cpu][i_d].addr = 0; |
64 | dcplb_tbl[cpu][i_d++].data = SDRAM_OOPS | PAGE_SIZE_1KB; | |
b97b8a99 BS |
65 | |
66 | #if 0 | |
b8a98989 GY |
67 | icplb_tbl[cpu][i_i].addr = 0; |
68 | icplb_tbl[cpu][i_i++].data = i_cache | CPLB_USER_RD | PAGE_SIZE_4KB; | |
b97b8a99 BS |
69 | #endif |
70 | ||
71 | /* Cover kernel memory with 4M pages. */ | |
72 | addr = 0; | |
73 | d_data = d_cache | CPLB_SUPV_WR | CPLB_VALID | PAGE_SIZE_4MB | CPLB_DIRTY; | |
74 | i_data = i_cache | CPLB_VALID | CPLB_PORTPRIO | PAGE_SIZE_4MB; | |
75 | ||
76 | for (; addr < memory_start; addr += 4 * 1024 * 1024) { | |
b8a98989 GY |
77 | dcplb_tbl[cpu][i_d].addr = addr; |
78 | dcplb_tbl[cpu][i_d++].data = d_data; | |
79 | icplb_tbl[cpu][i_i].addr = addr; | |
80 | icplb_tbl[cpu][i_i++].data = i_data | (addr == 0 ? CPLB_USER_RD : 0); | |
b97b8a99 BS |
81 | } |
82 | ||
83 | /* Cover L1 memory. One 4M area for code and data each is enough. */ | |
84 | #if L1_DATA_A_LENGTH > 0 || L1_DATA_B_LENGTH > 0 | |
b8a98989 GY |
85 | dcplb_tbl[cpu][i_d].addr = get_l1_data_a_start_cpu(cpu); |
86 | dcplb_tbl[cpu][i_d++].data = L1_DMEMORY | PAGE_SIZE_4MB; | |
b97b8a99 | 87 | #endif |
f099f39a | 88 | #if L1_CODE_LENGTH > 0 |
b8a98989 GY |
89 | icplb_tbl[cpu][i_i].addr = get_l1_code_start_cpu(cpu); |
90 | icplb_tbl[cpu][i_i++].data = L1_IMEMORY | PAGE_SIZE_4MB; | |
f099f39a SZ |
91 | #endif |
92 | ||
93 | /* Cover L2 memory */ | |
94 | #if L2_LENGTH > 0 | |
b8a98989 GY |
95 | dcplb_tbl[cpu][i_d].addr = L2_START; |
96 | dcplb_tbl[cpu][i_d++].data = L2_DMEMORY | PAGE_SIZE_1MB; | |
97 | icplb_tbl[cpu][i_i].addr = L2_START; | |
98 | icplb_tbl[cpu][i_i++].data = L2_IMEMORY | PAGE_SIZE_1MB; | |
f099f39a | 99 | #endif |
b97b8a99 BS |
100 | |
101 | first_mask_dcplb = i_d; | |
102 | first_switched_dcplb = i_d + (1 << page_mask_order); | |
103 | first_switched_icplb = i_i; | |
104 | ||
105 | while (i_d < MAX_CPLBS) | |
b8a98989 | 106 | dcplb_tbl[cpu][i_d++].data = 0; |
b97b8a99 | 107 | while (i_i < MAX_CPLBS) |
b8a98989 | 108 | icplb_tbl[cpu][i_i++].data = 0; |
b97b8a99 | 109 | } |