]> bbs.cooldavid.org Git - net-next-2.6.git/blame - arch/blackfin/Kconfig
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Linux 2.6.22-rc7
[net-next-2.6.git] / arch / blackfin / Kconfig
CommitLineData
1394f032
BW		 1#
2# For a description of the syntax of this configuration file,
3# see Documentation/kbuild/kconfig-language.txt.
4#
5
6mainmenu "uClinux/Blackfin (w/o MMU) Kernel Configuration"
7
8config MMU
9 bool
10 default n
11
12config FPU
13 bool
14 default n
15
16config RWSEM_GENERIC_SPINLOCK
17 bool
18 default y
19
20config RWSEM_XCHGADD_ALGORITHM
21 bool
22 default n
23
24config BLACKFIN
25 bool
26 default y
27
e3defffe
AL		 28config ZONE_DMA
29 bool
30 default y
31
1394f032
BW		 32config BFIN
33 bool
34 default y
35
36config SEMAPHORE_SLEEPERS
37 bool
38 default y
39
40config GENERIC_FIND_NEXT_BIT
41 bool
42 default y
43
44config GENERIC_HWEIGHT
45 bool
46 default y
47
48config GENERIC_HARDIRQS
49 bool
50 default y
51
52config GENERIC_IRQ_PROBE
53 bool
54 default y
55
56config GENERIC_TIME
57 bool
58 default n
59
60config GENERIC_CALIBRATE_DELAY
61 bool
62 default y
63
64config FORCE_MAX_ZONEORDER
65 int
66 default "14"
67
68config GENERIC_CALIBRATE_DELAY
69 bool
70 default y
71
72config IRQCHIP_DEMUX_GPIO
73 bool
74 default y
75
76source "init/Kconfig"
77source "kernel/Kconfig.preempt"
78
79menu "Blackfin Processor Options"
80
81comment "Processor and Board Settings"
82
83choice
84 prompt "CPU"
85 default BF533
86
87config BF531
88 bool "BF531"
89 help
90 BF531 Processor Support.
91
92config BF532
93 bool "BF532"
94 help
95 BF532 Processor Support.
96
97config BF533
98 bool "BF533"
99 help
100 BF533 Processor Support.
101
102config BF534
103 bool "BF534"
104 help
105 BF534 Processor Support.
106
107config BF536
108 bool "BF536"
109 help
110 BF536 Processor Support.
111
112config BF537
113 bool "BF537"
114 help
115 BF537 Processor Support.
116
117config BF561
118 bool "BF561"
119 help
120 Not Supported Yet - Work in progress - BF561 Processor Support.
121
122endchoice
123
124choice
125 prompt "Silicon Rev"
126 default BF_REV_0_2 if BF537
127 default BF_REV_0_3 if BF533
128
129config BF_REV_0_2
130 bool "0.2"
131 depends on (BF537 || BF536 || BF534)
132
133config BF_REV_0_3
134 bool "0.3"
135 depends on (BF561 || BF537 || BF536 || BF534 || BF533 || BF532 || BF531)
136
137config BF_REV_0_4
138 bool "0.4"
139 depends on (BF561 || BF533 || BF532 || BF531)
140
141config BF_REV_0_5
142 bool "0.5"
143 depends on (BF561 || BF533 || BF532 || BF531)
144
145endchoice
146
147config BFIN_DUAL_CORE
148 bool
149 depends on (BF561)
150 default y
151
152config BFIN_SINGLE_CORE
153 bool
154 depends on !BFIN_DUAL_CORE
155 default y
156
157choice
158 prompt "System type"
159 default BFIN533_STAMP
160 help
161 Do NOT change the board here. Please use the top level
162 configuration to ensure that all the other settings are
163 correct.
164
165config BFIN533_EZKIT
166 bool "BF533-EZKIT"
167 depends on (BF533 || BF532 || BF531)
168 help
169 BF533-EZKIT-LITE board Support.
170
171config BFIN533_STAMP
172 bool "BF533-STAMP"
173 depends on (BF533 || BF532 || BF531)
174 help
175 BF533-STAMP board Support.
176
177config BFIN537_STAMP
178 bool "BF537-STAMP"
179 depends on (BF537 || BF536 || BF534)
180 help
181 BF537-STAMP board Support.
182
183config BFIN533_BLUETECHNIX_CM
184 bool "Bluetechnix CM-BF533"
185 depends on (BF533)
186 help
187 CM-BF533 support for EVAL- and DEV-Board.
188
189config BFIN537_BLUETECHNIX_CM
190 bool "Bluetechnix CM-BF537"
191 depends on (BF537)
192 help
193 CM-BF537 support for EVAL- and DEV-Board.
194
195config BFIN561_BLUETECHNIX_CM
0a290593 196 bool "Bluetechnix CM-BF561"
1394f032
BW		 197 depends on (BF561)
198 help
199 CM-BF561 support for EVAL- and DEV-Board.
200
201config BFIN561_EZKIT
202 bool "BF561-EZKIT"
203 depends on (BF561)
204 help
205 BF561-EZKIT-LITE board Support.
206
0a290593
MF		 207config BFIN561_TEPLA
208 bool "BF561-TEPLA"
209 depends on (BF561)
210 help
211 BF561-TEPLA board Support.
212
1394f032
BW		 213config PNAV10
214 bool "PNAV 1.0 board"
215 depends on (BF537)
216 help
217 PNAV 1.0 board Support.
218
219config GENERIC_BOARD
220 bool "Custom"
221 depends on (BF537 || BF536 \
222 || BF534 || BF561 || BF535 || BF533 || BF532 || BF531)
223 help
224 GENERIC or Custom board Support.
225
226endchoice
227
228config MEM_GENERIC_BOARD
229 bool
230 depends on GENERIC_BOARD
231 default y
232
233config MEM_MT48LC64M4A2FB_7E
234 bool
235 depends on (BFIN533_STAMP)
236 default y
237
238config MEM_MT48LC16M16A2TG_75
239 bool
240 depends on (BFIN533_EZKIT || BFIN561_EZKIT \
241 || BFIN533_BLUETECHNIX_CM || BFIN537_BLUETECHNIX_CM)
242 default y
243
244config MEM_MT48LC32M8A2_75
245 bool
246 depends on (BFIN537_STAMP || PNAV10)
247 default y
248
249config MEM_MT48LC8M32B2B5_7
250 bool
251 depends on (BFIN561_BLUETECHNIX_CM)
252 default y
253
254config BFIN_SHARED_FLASH_ENET
255 bool
256 depends on (BFIN533_STAMP)
257 default y
258
259source "arch/blackfin/mach-bf533/Kconfig"
260source "arch/blackfin/mach-bf561/Kconfig"
261source "arch/blackfin/mach-bf537/Kconfig"
262
263menu "Board customizations"
264
265config CMDLINE_BOOL
266 bool "Default bootloader kernel arguments"
267
268config CMDLINE
269 string "Initial kernel command string"
270 depends on CMDLINE_BOOL
271 default "console=ttyBF0,57600"
272 help
273 If you don't have a boot loader capable of passing a command line string
274 to the kernel, you may specify one here. As a minimum, you should specify
275 the memory size and the root device (e.g., mem=8M, root=/dev/nfs).
276
277comment "Board Setup"
278
279config CLKIN_HZ
280 int "Crystal Frequency in Hz"
281 default "11059200" if BFIN533_STAMP
282 default "27000000" if BFIN533_EZKIT
283 default "25000000" if BFIN537_STAMP
284 default "30000000" if BFIN561_EZKIT
285 default "24576000" if PNAV10
286 help
287 The frequency of CLKIN crystal oscillator on the board in Hz.
288
289config MEM_SIZE
290 int "SDRAM Memory Size in MBytes"
291 default 32 if BFIN533_EZKIT
292 default 64 if BFIN537_STAMP
293 default 64 if BFIN561_EZKIT
294 default 128 if BFIN533_STAMP
295 default 64 if PNAV10
296
297config MEM_ADD_WIDTH
298 int "SDRAM Memory Address Width"
299 default 9 if BFIN533_EZKIT
300 default 9 if BFIN561_EZKIT
301 default 10 if BFIN537_STAMP
302 default 11 if BFIN533_STAMP
303 default 10 if PNAV10
304
305config ENET_FLASH_PIN
306 int "PF port/pin used for flash and ethernet sharing"
307 depends on (BFIN533_STAMP)
308 default 0
309 help
310 PF port/pin used for flash and ethernet sharing to allow other PF
311 pins to be used on other platforms without having to touch common
312 code.
313 For example: PF0 --> 0,PF1 --> 1,PF2 --> 2, etc.
314
315config BOOT_LOAD
316 hex "Kernel load address for booting"
317 default "0x1000"
318 help
319 This option allows you to set the load address of the kernel.
320 This can be useful if you are on a board which has a small amount
321 of memory or you wish to reserve some memory at the beginning of
322 the address space.
323
324 Note that you generally want to keep this value at or above 4k
325 (0x1000) as this will allow the kernel to capture NULL pointer
326 references.
327
328comment "LED Status Indicators"
329 depends on (BFIN533_STAMP || BFIN533_BLUETECHNIX_CM)
330
331config BFIN_ALIVE_LED
332 bool "Enable Board Alive"
333 depends on (BFIN533_STAMP || BFIN533_BLUETECHNIX_CM)
334 default n
335 help
336 Blink the LEDs you select when the kernel is running. Helps detect
337 a hung kernel.
338
339config BFIN_ALIVE_LED_NUM
340 int "LED"
341 depends on BFIN_ALIVE_LED
342 range 1 3 if BFIN533_STAMP
343 default "3" if BFIN533_STAMP
344 help
345 Select the LED (marked on the board) for you to blink.
346
347config BFIN_IDLE_LED
348 bool "Enable System Load/Idle LED"
349 depends on (BFIN533_STAMP || BFIN533_BLUETECHNIX_CM)
350 default n
351 help
352 Blinks the LED you select when to determine kernel load.
353
354config BFIN_IDLE_LED_NUM
355 int "LED"
356 depends on BFIN_IDLE_LED
357 range 1 3 if BFIN533_STAMP
358 default "2" if BFIN533_STAMP
359 help
360 Select the LED (marked on the board) for you to blink.
361
362#
363# Sorry - but you need to put the hex address here -
364#
365
366# Flag Data register
367config BFIN_ALIVE_LED_PORT
368 hex
369 default 0xFFC00700 if (BFIN533_STAMP)
370
371# Peripheral Flag Direction Register
372config BFIN_ALIVE_LED_DPORT
373 hex
374 default 0xFFC00730 if (BFIN533_STAMP)
375
376config BFIN_ALIVE_LED_PIN
377 hex
378 default 0x04 if (BFIN533_STAMP && BFIN_ALIVE_LED_NUM = 1)
379 default 0x08 if (BFIN533_STAMP && BFIN_ALIVE_LED_NUM = 2)
380 default 0x10 if (BFIN533_STAMP && BFIN_ALIVE_LED_NUM = 3)
381
382config BFIN_IDLE_LED_PORT
383 hex
384 default 0xFFC00700 if (BFIN533_STAMP)
385
386# Peripheral Flag Direction Register
387config BFIN_IDLE_LED_DPORT
388 hex
389 default 0xFFC00730 if (BFIN533_STAMP)
390
391config BFIN_IDLE_LED_PIN
392 hex
393 default 0x04 if (BFIN533_STAMP && BFIN_IDLE_LED_NUM = 1)
394 default 0x08 if (BFIN533_STAMP && BFIN_IDLE_LED_NUM = 2)
395 default 0x10 if (BFIN533_STAMP && BFIN_IDLE_LED_NUM = 3)
396
1394f032
BW		 397endmenu
398
399
400menu "Blackfin Kernel Optimizations"
401
402comment "Timer Tick"
403
404source kernel/Kconfig.hz
405
406comment "Memory Optimizations"
407
408config I_ENTRY_L1
409 bool "Locate interrupt entry code in L1 Memory"
410 default y
411 help
412 If enabled interrupt entry code (STORE/RESTORE CONTEXT) is linked
413 into L1 instruction memory.(less latency)
414
415config EXCPT_IRQ_SYSC_L1
416 bool "Locate entire ASM lowlevel excepetion / interrupt - Syscall and CPLB handler code in L1 Memory"
417 default y
418 help
419 If enabled entire ASM lowlevel exception and interrupt entry code (STORE/RESTORE CONTEXT) is linked
420 into L1 instruction memory.(less latency)
421
422config DO_IRQ_L1
423 bool "Locate frequently called do_irq dispatcher function in L1 Memory"
424 default y
425 help
426 If enabled frequently called do_irq dispatcher function is linked
427 into L1 instruction memory.(less latency)
428
429config CORE_TIMER_IRQ_L1
430 bool "Locate frequently called timer_interrupt() function in L1 Memory"
431 default y
432 help
433 If enabled frequently called timer_interrupt() function is linked
434 into L1 instruction memory.(less latency)
435
436config IDLE_L1
437 bool "Locate frequently idle function in L1 Memory"
438 default y
439 help
440 If enabled frequently called idle function is linked
441 into L1 instruction memory.(less latency)
442
443config SCHEDULE_L1
444 bool "Locate kernel schedule function in L1 Memory"
445 default y
446 help
447 If enabled frequently called kernel schedule is linked
448 into L1 instruction memory.(less latency)
449
450config ARITHMETIC_OPS_L1
451 bool "Locate kernel owned arithmetic functions in L1 Memory"
452 default y
453 help
454 If enabled arithmetic functions are linked
455 into L1 instruction memory.(less latency)
456
457config ACCESS_OK_L1
458 bool "Locate access_ok function in L1 Memory"
459 default y
460 help
461 If enabled access_ok function is linked
462 into L1 instruction memory.(less latency)
463
464config MEMSET_L1
465 bool "Locate memset function in L1 Memory"
466 default y
467 help
468 If enabled memset function is linked
469 into L1 instruction memory.(less latency)
470
471config MEMCPY_L1
472 bool "Locate memcpy function in L1 Memory"
473 default y
474 help
475 If enabled memcpy function is linked
476 into L1 instruction memory.(less latency)
477
478config SYS_BFIN_SPINLOCK_L1
479 bool "Locate sys_bfin_spinlock function in L1 Memory"
480 default y
481 help
482 If enabled sys_bfin_spinlock function is linked
483 into L1 instruction memory.(less latency)
484
485config IP_CHECKSUM_L1
486 bool "Locate IP Checksum function in L1 Memory"
487 default n
488 help
489 If enabled IP Checksum function is linked
490 into L1 instruction memory.(less latency)
491
492config CACHELINE_ALIGNED_L1
493 bool "Locate cacheline_aligned data to L1 Data Memory"
494 default y
495 depends on !BF531
496 help
497 If enabled cacheline_anligned data is linked
498 into L1 data memory.(less latency)
499
500config SYSCALL_TAB_L1
501 bool "Locate Syscall Table L1 Data Memory"
502 default n
503 depends on !BF531
504 help
505 If enabled the Syscall LUT is linked
506 into L1 data memory.(less latency)
507
508config CPLB_SWITCH_TAB_L1
509 bool "Locate CPLB Switch Tables L1 Data Memory"
510 default n
511 depends on !BF531
512 help
513 If enabled the CPLB Switch Tables are linked
514 into L1 data memory.(less latency)
515
516endmenu
517
518
519choice
520 prompt "Kernel executes from"
521 help
522 Choose the memory type that the kernel will be running in.
523
524config RAMKERNEL
525 bool "RAM"
526 help
527 The kernel will be resident in RAM when running.
528
529config ROMKERNEL
530 bool "ROM"
531 help
532 The kernel will be resident in FLASH/ROM when running.
533
534endchoice
535
536source "mm/Kconfig"
537
1394f032
BW		 538config BFIN_DMA_5XX
539 bool "Enable DMA Support"
540 depends on (BF533 || BF532 || BF531 || BF537 || BF536 || BF534 || BF561)
541 default y
542 help
543 DMA driver for BF5xx.
544
545choice
546 prompt "Uncached SDRAM region"
547 default DMA_UNCACHED_1M
548 depends BFIN_DMA_5XX
549config DMA_UNCACHED_2M
550 bool "Enable 2M DMA region"
551config DMA_UNCACHED_1M
552 bool "Enable 1M DMA region"
553config DMA_UNCACHED_NONE
554 bool "Disable DMA region"
555endchoice
556
557
558comment "Cache Support"
559config BLKFIN_CACHE
560 bool "Enable ICACHE"
561config BLKFIN_DCACHE
562 bool "Enable DCACHE"
563config BLKFIN_DCACHE_BANKA
564 bool "Enable only 16k BankA DCACHE - BankB is SRAM"
565 depends on BLKFIN_DCACHE && !BF531
566 default n
567config BLKFIN_CACHE_LOCK
568 bool "Enable Cache Locking"
569
570choice
571 prompt "Policy"
572 depends on BLKFIN_DCACHE
573 default BLKFIN_WB
574config BLKFIN_WB
575 bool "Write back"
576 help
577 Write Back Policy:
578 Cached data will be written back to SDRAM only when needed.
579 This can give a nice increase in performance, but beware of
580 broken drivers that do not properly invalidate/flush their
581 cache.
582
583 Write Through Policy:
584 Cached data will always be written back to SDRAM when the
585 cache is updated. This is a completely safe setting, but
586 performance is worse than Write Back.
587
588 If you are unsure of the options and you want to be safe,
589 then go with Write Through.
590
591config BLKFIN_WT
592 bool "Write through"
593 help
594 Write Back Policy:
595 Cached data will be written back to SDRAM only when needed.
596 This can give a nice increase in performance, but beware of
597 broken drivers that do not properly invalidate/flush their
598 cache.
599
600 Write Through Policy:
601 Cached data will always be written back to SDRAM when the
602 cache is updated. This is a completely safe setting, but
603 performance is worse than Write Back.
604
605 If you are unsure of the options and you want to be safe,
606 then go with Write Through.
607
608endchoice
609
610config L1_MAX_PIECE
611 int "Set the max L1 SRAM pieces"
612 default 16
613 help
614 Set the max memory pieces for the L1 SRAM allocation algorithm.
615 Min value is 16. Max value is 1024.
616
617menu "Clock Settings"
618
619
620config BFIN_KERNEL_CLOCK
621 bool "Re-program Clocks while Kernel boots?"
622 default n
623 help
624 This option decides if kernel clocks are re-programed from the
625 bootloader settings. If the clocks are not set, the SDRAM settings
626 are also not changed, and the Bootloader does 100% of the hardware
627 configuration.
628
629config VCO_MULT
630 int "VCO Multiplier"
631 depends on BFIN_KERNEL_CLOCK
632 default "22" if BFIN533_EZKIT
633 default "45" if BFIN533_STAMP
634 default "20" if BFIN537_STAMP
635 default "22" if BFIN533_BLUETECHNIX_CM
636 default "20" if BFIN537_BLUETECHNIX_CM
637 default "20" if BFIN561_BLUETECHNIX_CM
638 default "20" if BFIN561_EZKIT
639
640config CCLK_DIV
641 int "Core Clock Divider"
642 depends on BFIN_KERNEL_CLOCK
643 default 1 if BFIN533_EZKIT
644 default 1 if BFIN533_STAMP
645 default 1 if BFIN537_STAMP
646 default 1 if BFIN533_BLUETECHNIX_CM
647 default 1 if BFIN537_BLUETECHNIX_CM
648 default 1 if BFIN561_BLUETECHNIX_CM
649 default 1 if BFIN561_EZKIT
650
651config SCLK_DIV
652 int "System Clock Divider"
653 depends on BFIN_KERNEL_CLOCK
654 default 5 if BFIN533_EZKIT
655 default 5 if BFIN533_STAMP
656 default 4 if BFIN537_STAMP
657 default 5 if BFIN533_BLUETECHNIX_CM
658 default 4 if BFIN537_BLUETECHNIX_CM
659 default 4 if BFIN561_BLUETECHNIX_CM
660 default 5 if BFIN561_EZKIT
661
662config CLKIN_HALF
663 bool "Half ClockIn"
664 depends on BFIN_KERNEL_CLOCK
665 default n
666
667config PLL_BYPASS
668 bool "Bypass PLL"
669 depends on BFIN_KERNEL_CLOCK
670 default n
671
672endmenu
673
674comment "Asynchonous Memory Configuration"
675
676menu "EBIU_AMBCTL Global Control"
677config C_AMCKEN
678 bool "Enable CLKOUT"
679 default y
680
681config C_CDPRIO
682 bool "DMA has priority over core for ext. accesses"
683 default n
684
685config C_B0PEN
686 depends on BF561
687 bool "Bank 0 16 bit packing enable"
688 default y
689
690config C_B1PEN
691 depends on BF561
692 bool "Bank 1 16 bit packing enable"
693 default y
694
695config C_B2PEN
696 depends on BF561
697 bool "Bank 2 16 bit packing enable"
698 default y
699
700config C_B3PEN
701 depends on BF561
702 bool "Bank 3 16 bit packing enable"
703 default n
704
705choice
706 prompt"Enable Asynchonous Memory Banks"
707 default C_AMBEN_ALL
708
709config C_AMBEN
710 bool "Disable All Banks"
711
712config C_AMBEN_B0
713 bool "Enable Bank 0"
714
715config C_AMBEN_B0_B1
716 bool "Enable Bank 0 & 1"
717
718config C_AMBEN_B0_B1_B2
719 bool "Enable Bank 0 & 1 & 2"
720
721config C_AMBEN_ALL
722 bool "Enable All Banks"
723endchoice
724endmenu
725
726menu "EBIU_AMBCTL Control"
727config BANK_0
728 hex "Bank 0"
729 default 0x7BB0
730
731config BANK_1
732 hex "Bank 1"
733 default 0x7BB0
734
735config BANK_2
736 hex "Bank 2"
737 default 0x7BB0
738
739config BANK_3
740 hex "Bank 3"
741 default 0x99B3
742endmenu
743
744endmenu
745
746#############################################################################
747menu "Bus options (PCI, PCMCIA, EISA, MCA, ISA)"
748
749config PCI
750 bool "PCI support"
751 help
752 Support for PCI bus.
753
754source "drivers/pci/Kconfig"
755
756config HOTPLUG
757 bool "Support for hot-pluggable device"
758 help
759 Say Y here if you want to plug devices into your computer while
760 the system is running, and be able to use them quickly. In many
761 cases, the devices can likewise be unplugged at any time too.
762
763 One well known example of this is PCMCIA- or PC-cards, credit-card
764 size devices such as network cards, modems or hard drives which are
765 plugged into slots found on all modern laptop computers. Another
766 example, used on modern desktops as well as laptops, is USB.
767
768 Enable HOTPLUG and KMOD, and build a modular kernel. Get agent
769 software (at <http://linux-hotplug.sourceforge.net/>) and install it.
770 Then your kernel will automatically call out to a user mode "policy
771 agent" (/sbin/hotplug) to load modules and set up software needed
772 to use devices as you hotplug them.
773
774source "drivers/pcmcia/Kconfig"
775
776source "drivers/pci/hotplug/Kconfig"
777
778endmenu
779
780menu "Executable file formats"
781
782source "fs/Kconfig.binfmt"
783
784endmenu
785
786menu "Power management options"
787source "kernel/power/Kconfig"
788
789choice
790 prompt "Select PM Wakeup Event Source"
791 default PM_WAKEUP_GPIO_BY_SIC_IWR
792 depends on PM
793 help
794 If you have a GPIO already configured as input with the corresponding PORTx_MASK
795 bit set - "Specify Wakeup Event by SIC_IWR value"
796
797config PM_WAKEUP_GPIO_BY_SIC_IWR
798 bool "Specify Wakeup Event by SIC_IWR value"
799config PM_WAKEUP_BY_GPIO
800 bool "Cause Wakeup Event by GPIO"
801config PM_WAKEUP_GPIO_API
802 bool "Configure Wakeup Event by PM GPIO API"
803
804endchoice
805
806config PM_WAKEUP_SIC_IWR
807 hex "Wakeup Events (SIC_IWR)"
808 depends on PM_WAKEUP_GPIO_BY_SIC_IWR
809 default 0x80000000 if (BF537 || BF536 || BF534)
810 default 0x100000 if (BF533 || BF532 || BF531)
811
812config PM_WAKEUP_GPIO_NUMBER
813 int "Wakeup GPIO number"
814 range 0 47
815 depends on PM_WAKEUP_BY_GPIO
816 default 2 if BFIN537_STAMP
817
818choice
819 prompt "GPIO Polarity"
820 depends on PM_WAKEUP_BY_GPIO
821 default PM_WAKEUP_GPIO_POLAR_H
822config PM_WAKEUP_GPIO_POLAR_H
823 bool "Active High"
824config PM_WAKEUP_GPIO_POLAR_L
825 bool "Active Low"
826config PM_WAKEUP_GPIO_POLAR_EDGE_F
827 bool "Falling EDGE"
828config PM_WAKEUP_GPIO_POLAR_EDGE_R
829 bool "Rising EDGE"
830config PM_WAKEUP_GPIO_POLAR_EDGE_B
831 bool "Both EDGE"
832endchoice
833
834endmenu
835
836if (BF537 || BF533)
837
838menu "CPU Frequency scaling"
839
840source "drivers/cpufreq/Kconfig"
841
842config CPU_FREQ
843 bool
844 default n
845 help
846 If you want to enable this option, you should select the
847 DPMC driver from Character Devices.
848endmenu
849
850endif
851
852source "net/Kconfig"
853
854source "drivers/Kconfig"
855
856source "fs/Kconfig"
857
858source "arch/blackfin/oprofile/Kconfig"
859
860menu "Kernel hacking"
861
862source "lib/Kconfig.debug"
863
864config DEBUG_HWERR
865 bool "Hardware error interrupt debugging"
866 depends on DEBUG_KERNEL
867 help
868 When enabled, the hardware error interrupt is never disabled, and
869 will happen immediately when an error condition occurs. This comes
870 at a slight cost in code size, but is necessary if you are getting
871 hardware error interrupts and need to know where they are coming
872 from.
873
874config DEBUG_ICACHE_CHECK
875 bool "Check Instruction cache coherancy"
876 depends on DEBUG_KERNEL
877 depends on DEBUG_HWERR
878 help
879 Say Y here if you are getting wierd unexplained errors. This will
880 ensure that icache is what SDRAM says it should be, by doing a
881 byte wise comparision between SDRAM and instruction cache. This
882 also relocates the irq_panic() function to L1 memory, (which is
883 un-cached).
884
885config DEBUG_KERNEL_START
886 bool "Debug Kernel Startup"
887 depends on DEBUG_KERNEL
888 help
889 Say Y here to put in an mini-execption handler before the kernel
890 replaces the bootloader exception handler. This will stop kernels
891 from dieing at startup with no visible error messages.
892
893config DEBUG_SERIAL_EARLY_INIT
894 bool "Initialize serial driver early"
895 default n
896 depends on SERIAL_BFIN
897 help
898 Say Y here if you want to get kernel output early when kernel
899 crashes before the normal console initialization. If this option
900 is enable, console output will always go to the ttyBF0, no matter
901 what kernel boot paramters you set.
902
903config DEBUG_HUNT_FOR_ZERO
904 bool "Catch NULL pointer reads/writes"
905 default y
906 help
907 Say Y here to catch reads/writes to anywhere in the memory range
908 from 0x0000 - 0x0FFF (the first 4k) of memory. This is useful in
909 catching common programming errors such as NULL pointer dereferences.
910
911 Misbehaving applications will be killed (generate a SEGV) while the
912 kernel will trigger a panic.
913
914 Enabling this option will take up an extra entry in CPLB table.
915 Otherwise, there is no extra overhead.
916
917config DEBUG_BFIN_NO_KERN_HWTRACE
918 bool "Trace user apps (turn off hwtrace in kernel)"
919 default n
920 help
921 Some pieces of the kernel contain a lot of flow changes which can
922 quickly fill up the hardware trace buffer. When debugging crashes,
923 the hardware trace may indicate that the problem lies in kernel
924 space when in reality an application is buggy.
925
926 Say Y here to disable hardware tracing in some known "jumpy" pieces
927 of code so that the trace buffer will extend further back.
928
929config DUAL_CORE_TEST_MODULE
930 tristate "Dual Core Test Module"
931 depends on (BF561)
932 default n
933 help
934 Say Y here to build-in dual core test module for dual core test.
935
936config CPLB_INFO
937 bool "Display the CPLB information"
938 help
939 Display the CPLB information.
940
941config ACCESS_CHECK
942 bool "Check the user pointer address"
943 default y
944 help
945 Usually the pointer transfer from user space is checked to see if its
946 address is in the kernel space.
947
948 Say N here to disable that check to improve the performance.
949
950endmenu
951
952source "security/Kconfig"
953
954source "crypto/Kconfig"
955
956source "lib/Kconfig"
Clone of davem's net-next-2.6 tree