]> bbs.cooldavid.org Git - net-next-2.6.git/blame - arch/arm/mach-mx3/mx31moboard-devboard.c
mx31moboard: Move usb OTG device registration
[net-next-2.6.git] / arch / arm / mach-mx3 / mx31moboard-devboard.c
CommitLineData
e00f0b4a
VL
1/*
2 * Copyright (C) 2009 Valentin Longchamp, EPFL Mobots group
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
17 */
18
45b131a7 19#include <linux/gpio.h>
e00f0b4a 20#include <linux/init.h>
45b131a7 21#include <linux/interrupt.h>
e00f0b4a 22#include <linux/platform_device.h>
5a0e3ad6 23#include <linux/slab.h>
220bbcea 24#include <linux/types.h>
66c202ad 25#include <linux/fsl_devices.h>
e00f0b4a 26
d67d1075
VL
27#include <linux/usb/otg.h>
28
e00f0b4a
VL
29#include <mach/common.h>
30#include <mach/imx-uart.h>
31#include <mach/iomux-mx3.h>
220bbcea 32#include <mach/hardware.h>
45b131a7 33#include <mach/mmc.h>
d67d1075
VL
34#include <mach/mxc_ehci.h>
35#include <mach/ulpi.h>
e00f0b4a
VL
36
37#include "devices.h"
38
220bbcea
VL
39static unsigned int devboard_pins[] = {
40 /* UART1 */
e00f0b4a
VL
41 MX31_PIN_CTS2__CTS2, MX31_PIN_RTS2__RTS2,
42 MX31_PIN_TXD2__TXD2, MX31_PIN_RXD2__RXD2,
56c7a45b
VL
43 /* SDHC2 */
44 MX31_PIN_PC_PWRON__SD2_DATA3, MX31_PIN_PC_VS1__SD2_DATA2,
45 MX31_PIN_PC_READY__SD2_DATA1, MX31_PIN_PC_WAIT_B__SD2_DATA0,
46 MX31_PIN_PC_CD2_B__SD2_CLK, MX31_PIN_PC_CD1_B__SD2_CMD,
47 MX31_PIN_ATA_DIOR__GPIO3_28, MX31_PIN_ATA_DIOW__GPIO3_29,
d67d1075
VL
48 /* USB H1 */
49 MX31_PIN_CSPI1_MISO__USBH1_RXDP, MX31_PIN_CSPI1_MOSI__USBH1_RXDM,
50 MX31_PIN_CSPI1_SS0__USBH1_TXDM, MX31_PIN_CSPI1_SS1__USBH1_TXDP,
51 MX31_PIN_CSPI1_SS2__USBH1_RCV, MX31_PIN_CSPI1_SCLK__USBH1_OEB,
52 MX31_PIN_CSPI1_SPI_RDY__USBH1_FS, MX31_PIN_SFS6__USBH1_SUSPEND,
53 MX31_PIN_NFRE_B__GPIO1_11, MX31_PIN_NFALE__GPIO1_12,
e335c75c
VL
54 /* SEL */
55 MX31_PIN_DTR_DCE1__GPIO2_8, MX31_PIN_DSR_DCE1__GPIO2_9,
56 MX31_PIN_RI_DCE1__GPIO2_10, MX31_PIN_DCD_DCE1__GPIO2_11,
e00f0b4a
VL
57};
58
220bbcea
VL
59static struct imxuart_platform_data uart_pdata = {
60 .flags = IMXUART_HAVE_RTSCTS,
61};
62
45b131a7
VL
63#define SDHC2_CD IOMUX_TO_GPIO(MX31_PIN_ATA_DIOR)
64#define SDHC2_WP IOMUX_TO_GPIO(MX31_PIN_ATA_DIOW)
65
66static int devboard_sdhc2_get_ro(struct device *dev)
67{
563abb4b 68 return !gpio_get_value(SDHC2_WP);
45b131a7
VL
69}
70
71static int devboard_sdhc2_init(struct device *dev, irq_handler_t detect_irq,
72 void *data)
73{
4f163eb8
SH
74 int ret;
75
76 ret = gpio_request(SDHC2_CD, "sdhc-detect");
77 if (ret)
78 return ret;
79
80 gpio_direction_input(SDHC2_CD);
81
82 ret = gpio_request(SDHC2_WP, "sdhc-wp");
83 if (ret)
84 goto err_gpio_free;
85 gpio_direction_input(SDHC2_WP);
86
87 ret = request_irq(gpio_to_irq(SDHC2_CD), detect_irq,
45b131a7
VL
88 IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING,
89 "sdhc2-card-detect", data);
4f163eb8
SH
90 if (ret)
91 goto err_gpio_free_2;
92
93 return 0;
94
95err_gpio_free_2:
96 gpio_free(SDHC2_WP);
97err_gpio_free:
98 gpio_free(SDHC2_CD);
99
100 return ret;
45b131a7
VL
101}
102
103static void devboard_sdhc2_exit(struct device *dev, void *data)
104{
105 free_irq(gpio_to_irq(SDHC2_CD), data);
4f163eb8
SH
106 gpio_free(SDHC2_WP);
107 gpio_free(SDHC2_CD);
45b131a7
VL
108}
109
110static struct imxmmc_platform_data sdhc2_pdata = {
111 .get_ro = devboard_sdhc2_get_ro,
112 .init = devboard_sdhc2_init,
113 .exit = devboard_sdhc2_exit,
114};
115
e335c75c
VL
116#define SEL0 IOMUX_TO_GPIO(MX31_PIN_DTR_DCE1)
117#define SEL1 IOMUX_TO_GPIO(MX31_PIN_DSR_DCE1)
118#define SEL2 IOMUX_TO_GPIO(MX31_PIN_RI_DCE1)
119#define SEL3 IOMUX_TO_GPIO(MX31_PIN_DCD_DCE1)
120
121static void devboard_init_sel_gpios(void)
122{
123 if (!gpio_request(SEL0, "sel0")) {
124 gpio_direction_input(SEL0);
125 gpio_export(SEL0, true);
126 }
127
128 if (!gpio_request(SEL1, "sel1")) {
129 gpio_direction_input(SEL1);
130 gpio_export(SEL1, true);
131 }
132
133 if (!gpio_request(SEL2, "sel2")) {
134 gpio_direction_input(SEL2);
135 gpio_export(SEL2, true);
136 }
137
138 if (!gpio_request(SEL3, "sel3")) {
139 gpio_direction_input(SEL3);
140 gpio_export(SEL3, true);
141 }
142}
d67d1075
VL
143#define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
144 PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)
145
146static int devboard_usbh1_hw_init(struct platform_device *pdev)
147{
148 mxc_iomux_set_gpr(MUX_PGP_USB_SUSPEND, true);
149
150 mxc_iomux_set_pad(MX31_PIN_CSPI1_MISO, USB_PAD_CFG);
151 mxc_iomux_set_pad(MX31_PIN_CSPI1_MOSI, USB_PAD_CFG);
152 mxc_iomux_set_pad(MX31_PIN_CSPI1_SS0, USB_PAD_CFG);
153 mxc_iomux_set_pad(MX31_PIN_CSPI1_SS1, USB_PAD_CFG);
154 mxc_iomux_set_pad(MX31_PIN_CSPI1_SS2, USB_PAD_CFG);
155 mxc_iomux_set_pad(MX31_PIN_CSPI1_SCLK, USB_PAD_CFG);
156 mxc_iomux_set_pad(MX31_PIN_CSPI1_SPI_RDY, USB_PAD_CFG);
157 mxc_iomux_set_pad(MX31_PIN_SFS6, USB_PAD_CFG);
158
159 return 0;
160}
161
162#define USBH1_VBUSEN_B IOMUX_TO_GPIO(MX31_PIN_NFRE_B)
163#define USBH1_MODE IOMUX_TO_GPIO(MX31_PIN_NFALE)
164
165static int devboard_isp1105_init(struct otg_transceiver *otg)
166{
167 int ret = gpio_request(USBH1_MODE, "usbh1-mode");
168 if (ret)
169 return ret;
170 /* single ended */
171 gpio_direction_output(USBH1_MODE, 0);
172
173 ret = gpio_request(USBH1_VBUSEN_B, "usbh1-vbusen");
174 if (ret) {
175 gpio_free(USBH1_MODE);
176 return ret;
177 }
178 gpio_direction_output(USBH1_VBUSEN_B, 1);
179
180 return 0;
181}
182
183
184static int devboard_isp1105_set_vbus(struct otg_transceiver *otg, bool on)
185{
186 if (on)
187 gpio_set_value(USBH1_VBUSEN_B, 0);
188 else
189 gpio_set_value(USBH1_VBUSEN_B, 1);
190
191 return 0;
192}
193
194static struct mxc_usbh_platform_data usbh1_pdata = {
195 .init = devboard_usbh1_hw_init,
196 .portsc = MXC_EHCI_MODE_UTMI | MXC_EHCI_SERIAL,
197 .flags = MXC_EHCI_POWER_PINS_ENABLED | MXC_EHCI_INTERFACE_SINGLE_UNI,
198};
199
200static int __init devboard_usbh1_init(void)
201{
202 struct otg_transceiver *otg;
203
204 otg = kzalloc(sizeof(*otg), GFP_KERNEL);
205 if (!otg)
206 return -ENOMEM;
207
208 otg->label = "ISP1105";
209 otg->init = devboard_isp1105_init;
210 otg->set_vbus = devboard_isp1105_set_vbus;
211
212 usbh1_pdata.otg = otg;
213
4c21186b 214 return mxc_register_device(&mxc_usbh1, &usbh1_pdata);
d67d1075
VL
215}
216
66c202ad
PR
217
218static struct fsl_usb2_platform_data usb_pdata = {
219 .operating_mode = FSL_USB2_DR_DEVICE,
220 .phy_mode = FSL_USB2_PHY_ULPI,
221};
222
e00f0b4a
VL
223/*
224 * system init for baseboard usage. Will be called by mx31moboard init.
225 */
226void __init mx31moboard_devboard_init(void)
227{
228 printk(KERN_INFO "Initializing mx31devboard peripherals\n");
220bbcea
VL
229
230 mxc_iomux_setup_multiple_pins(devboard_pins, ARRAY_SIZE(devboard_pins),
231 "devboard");
232
e00f0b4a 233 mxc_register_device(&mxc_uart_device1, &uart_pdata);
45b131a7
VL
234
235 mxc_register_device(&mxcsdhc_device1, &sdhc2_pdata);
d67d1075 236
e335c75c
VL
237 devboard_init_sel_gpios();
238
66c202ad
PR
239 mxc_register_device(&mxc_otg_udc_device, &usb_pdata);
240
d67d1075 241 devboard_usbh1_init();
e00f0b4a 242}