]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/arm/kernel/entry-armv.S | |
3 | * | |
4 | * Copyright (C) 1996,1997,1998 Russell King. | |
5 | * ARM700 fix by Matthew Godbolt (linux-user@willothewisp.demon.co.uk) | |
afeb90ca | 6 | * nommu support by Hyok S. Choi (hyok.choi@samsung.com) |
1da177e4 LT |
7 | * |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * Low-level vector interface routines | |
13 | * | |
70b6f2b4 NP |
14 | * Note: there is a StrongARM bug in the STMIA rn, {regs}^ instruction |
15 | * that causes it to save wrong values... Be aware! | |
1da177e4 | 16 | */ |
1da177e4 | 17 | |
f09b9979 | 18 | #include <asm/memory.h> |
1da177e4 | 19 | #include <asm/glue.h> |
1da177e4 | 20 | #include <asm/vfpmacros.h> |
a09e64fb | 21 | #include <mach/entry-macro.S> |
d6551e88 | 22 | #include <asm/thread_notify.h> |
c4c5716e | 23 | #include <asm/unwind.h> |
cc20d429 | 24 | #include <asm/unistd.h> |
1da177e4 LT |
25 | |
26 | #include "entry-header.S" | |
27 | ||
187a51ad RK |
28 | /* |
29 | * Interrupt handling. Preserves r7, r8, r9 | |
30 | */ | |
31 | .macro irq_handler | |
f80dff9d | 32 | get_irqnr_preamble r5, lr |
187a51ad RK |
33 | 1: get_irqnr_and_base r0, r6, r5, lr |
34 | movne r1, sp | |
35 | @ | |
36 | @ routine called with r0 = irq number, r1 = struct pt_regs * | |
37 | @ | |
b86040a5 | 38 | adrne lr, BSYM(1b) |
187a51ad | 39 | bne asm_do_IRQ |
791be9b9 RK |
40 | |
41 | #ifdef CONFIG_SMP | |
42 | /* | |
43 | * XXX | |
44 | * | |
45 | * this macro assumes that irqstat (r6) and base (r5) are | |
46 | * preserved from get_irqnr_and_base above | |
47 | */ | |
48 | test_for_ipi r0, r6, r5, lr | |
49 | movne r0, sp | |
b86040a5 | 50 | adrne lr, BSYM(1b) |
791be9b9 | 51 | bne do_IPI |
37ee16ae RK |
52 | |
53 | #ifdef CONFIG_LOCAL_TIMERS | |
54 | test_for_ltirq r0, r6, r5, lr | |
55 | movne r0, sp | |
b86040a5 | 56 | adrne lr, BSYM(1b) |
37ee16ae RK |
57 | bne do_local_timer |
58 | #endif | |
791be9b9 RK |
59 | #endif |
60 | ||
187a51ad RK |
61 | .endm |
62 | ||
785d3cd2 NP |
63 | #ifdef CONFIG_KPROBES |
64 | .section .kprobes.text,"ax",%progbits | |
65 | #else | |
66 | .text | |
67 | #endif | |
68 | ||
1da177e4 LT |
69 | /* |
70 | * Invalid mode handlers | |
71 | */ | |
ccea7a19 RK |
72 | .macro inv_entry, reason |
73 | sub sp, sp, #S_FRAME_SIZE | |
b86040a5 CM |
74 | ARM( stmib sp, {r1 - lr} ) |
75 | THUMB( stmia sp, {r0 - r12} ) | |
76 | THUMB( str sp, [sp, #S_SP] ) | |
77 | THUMB( str lr, [sp, #S_LR] ) | |
1da177e4 LT |
78 | mov r1, #\reason |
79 | .endm | |
80 | ||
81 | __pabt_invalid: | |
ccea7a19 RK |
82 | inv_entry BAD_PREFETCH |
83 | b common_invalid | |
93ed3970 | 84 | ENDPROC(__pabt_invalid) |
1da177e4 LT |
85 | |
86 | __dabt_invalid: | |
ccea7a19 RK |
87 | inv_entry BAD_DATA |
88 | b common_invalid | |
93ed3970 | 89 | ENDPROC(__dabt_invalid) |
1da177e4 LT |
90 | |
91 | __irq_invalid: | |
ccea7a19 RK |
92 | inv_entry BAD_IRQ |
93 | b common_invalid | |
93ed3970 | 94 | ENDPROC(__irq_invalid) |
1da177e4 LT |
95 | |
96 | __und_invalid: | |
ccea7a19 RK |
97 | inv_entry BAD_UNDEFINSTR |
98 | ||
99 | @ | |
100 | @ XXX fall through to common_invalid | |
101 | @ | |
102 | ||
103 | @ | |
104 | @ common_invalid - generic code for failed exception (re-entrant version of handlers) | |
105 | @ | |
106 | common_invalid: | |
107 | zero_fp | |
108 | ||
109 | ldmia r0, {r4 - r6} | |
110 | add r0, sp, #S_PC @ here for interlock avoidance | |
111 | mov r7, #-1 @ "" "" "" "" | |
112 | str r4, [sp] @ save preserved r0 | |
113 | stmia r0, {r5 - r7} @ lr_<exception>, | |
114 | @ cpsr_<exception>, "old_r0" | |
1da177e4 | 115 | |
1da177e4 | 116 | mov r0, sp |
1da177e4 | 117 | b bad_mode |
93ed3970 | 118 | ENDPROC(__und_invalid) |
1da177e4 LT |
119 | |
120 | /* | |
121 | * SVC mode handlers | |
122 | */ | |
2dede2d8 NP |
123 | |
124 | #if defined(CONFIG_AEABI) && (__LINUX_ARM_ARCH__ >= 5) | |
125 | #define SPFIX(code...) code | |
126 | #else | |
127 | #define SPFIX(code...) | |
128 | #endif | |
129 | ||
d30a0c8b | 130 | .macro svc_entry, stack_hole=0 |
c4c5716e CM |
131 | UNWIND(.fnstart ) |
132 | UNWIND(.save {r0 - pc} ) | |
b86040a5 CM |
133 | sub sp, sp, #(S_FRAME_SIZE + \stack_hole - 4) |
134 | #ifdef CONFIG_THUMB2_KERNEL | |
135 | SPFIX( str r0, [sp] ) @ temporarily saved | |
136 | SPFIX( mov r0, sp ) | |
137 | SPFIX( tst r0, #4 ) @ test original stack alignment | |
138 | SPFIX( ldr r0, [sp] ) @ restored | |
139 | #else | |
2dede2d8 | 140 | SPFIX( tst sp, #4 ) |
b86040a5 CM |
141 | #endif |
142 | SPFIX( subeq sp, sp, #4 ) | |
143 | stmia sp, {r1 - r12} | |
ccea7a19 RK |
144 | |
145 | ldmia r0, {r1 - r3} | |
b86040a5 | 146 | add r5, sp, #S_SP - 4 @ here for interlock avoidance |
ccea7a19 | 147 | mov r4, #-1 @ "" "" "" "" |
b86040a5 CM |
148 | add r0, sp, #(S_FRAME_SIZE + \stack_hole - 4) |
149 | SPFIX( addeq r0, r0, #4 ) | |
150 | str r1, [sp, #-4]! @ save the "real" r0 copied | |
ccea7a19 RK |
151 | @ from the exception stack |
152 | ||
1da177e4 LT |
153 | mov r1, lr |
154 | ||
155 | @ | |
156 | @ We are now ready to fill in the remaining blanks on the stack: | |
157 | @ | |
158 | @ r0 - sp_svc | |
159 | @ r1 - lr_svc | |
160 | @ r2 - lr_<exception>, already fixed up for correct return/restart | |
161 | @ r3 - spsr_<exception> | |
162 | @ r4 - orig_r0 (see pt_regs definition in ptrace.h) | |
163 | @ | |
164 | stmia r5, {r0 - r4} | |
165 | .endm | |
166 | ||
167 | .align 5 | |
168 | __dabt_svc: | |
ccea7a19 | 169 | svc_entry |
1da177e4 LT |
170 | |
171 | @ | |
172 | @ get ready to re-enable interrupts if appropriate | |
173 | @ | |
174 | mrs r9, cpsr | |
175 | tst r3, #PSR_I_BIT | |
176 | biceq r9, r9, #PSR_I_BIT | |
177 | ||
178 | @ | |
179 | @ Call the processor-specific abort handler: | |
180 | @ | |
181 | @ r2 - aborted context pc | |
182 | @ r3 - aborted context cpsr | |
183 | @ | |
184 | @ The abort handler must return the aborted address in r0, and | |
185 | @ the fault status register in r1. r9 must be preserved. | |
186 | @ | |
48d7927b | 187 | #ifdef MULTI_DABORT |
1da177e4 LT |
188 | ldr r4, .LCprocfns |
189 | mov lr, pc | |
48d7927b | 190 | ldr pc, [r4, #PROCESSOR_DABT_FUNC] |
1da177e4 | 191 | #else |
48d7927b | 192 | bl CPU_DABORT_HANDLER |
1da177e4 LT |
193 | #endif |
194 | ||
195 | @ | |
196 | @ set desired IRQ state, then call main handler | |
197 | @ | |
198 | msr cpsr_c, r9 | |
199 | mov r2, sp | |
200 | bl do_DataAbort | |
201 | ||
202 | @ | |
203 | @ IRQs off again before pulling preserved data off the stack | |
204 | @ | |
ac78884e | 205 | disable_irq_notrace |
1da177e4 LT |
206 | |
207 | @ | |
208 | @ restore SPSR and restart the instruction | |
209 | @ | |
b86040a5 CM |
210 | ldr r2, [sp, #S_PSR] |
211 | svc_exit r2 @ return from exception | |
c4c5716e | 212 | UNWIND(.fnend ) |
93ed3970 | 213 | ENDPROC(__dabt_svc) |
1da177e4 LT |
214 | |
215 | .align 5 | |
216 | __irq_svc: | |
ccea7a19 RK |
217 | svc_entry |
218 | ||
ac78884e RK |
219 | #ifdef CONFIG_TRACE_IRQFLAGS |
220 | bl trace_hardirqs_off | |
221 | #endif | |
1da177e4 | 222 | #ifdef CONFIG_PREEMPT |
706fdd9f RK |
223 | get_thread_info tsk |
224 | ldr r8, [tsk, #TI_PREEMPT] @ get preempt count | |
225 | add r7, r8, #1 @ increment it | |
226 | str r7, [tsk, #TI_PREEMPT] | |
1da177e4 | 227 | #endif |
ccea7a19 | 228 | |
187a51ad | 229 | irq_handler |
1da177e4 | 230 | #ifdef CONFIG_PREEMPT |
28fab1a2 | 231 | str r8, [tsk, #TI_PREEMPT] @ restore preempt count |
706fdd9f | 232 | ldr r0, [tsk, #TI_FLAGS] @ get flags |
28fab1a2 RK |
233 | teq r8, #0 @ if preempt count != 0 |
234 | movne r0, #0 @ force flags to 0 | |
1da177e4 LT |
235 | tst r0, #_TIF_NEED_RESCHED |
236 | blne svc_preempt | |
1da177e4 | 237 | #endif |
b86040a5 | 238 | ldr r4, [sp, #S_PSR] @ irqs are already disabled |
7ad1bcb2 | 239 | #ifdef CONFIG_TRACE_IRQFLAGS |
b86040a5 | 240 | tst r4, #PSR_I_BIT |
7ad1bcb2 RK |
241 | bleq trace_hardirqs_on |
242 | #endif | |
b86040a5 | 243 | svc_exit r4 @ return from exception |
c4c5716e | 244 | UNWIND(.fnend ) |
93ed3970 | 245 | ENDPROC(__irq_svc) |
1da177e4 LT |
246 | |
247 | .ltorg | |
248 | ||
249 | #ifdef CONFIG_PREEMPT | |
250 | svc_preempt: | |
28fab1a2 | 251 | mov r8, lr |
1da177e4 | 252 | 1: bl preempt_schedule_irq @ irq en/disable is done inside |
706fdd9f | 253 | ldr r0, [tsk, #TI_FLAGS] @ get new tasks TI_FLAGS |
1da177e4 | 254 | tst r0, #_TIF_NEED_RESCHED |
28fab1a2 | 255 | moveq pc, r8 @ go again |
1da177e4 LT |
256 | b 1b |
257 | #endif | |
258 | ||
259 | .align 5 | |
260 | __und_svc: | |
d30a0c8b NP |
261 | #ifdef CONFIG_KPROBES |
262 | @ If a kprobe is about to simulate a "stmdb sp..." instruction, | |
263 | @ it obviously needs free stack space which then will belong to | |
264 | @ the saved context. | |
265 | svc_entry 64 | |
266 | #else | |
ccea7a19 | 267 | svc_entry |
d30a0c8b | 268 | #endif |
1da177e4 LT |
269 | |
270 | @ | |
271 | @ call emulation code, which returns using r9 if it has emulated | |
272 | @ the instruction, or the more conventional lr if we are to treat | |
273 | @ this as a real undefined instruction | |
274 | @ | |
275 | @ r0 - instruction | |
276 | @ | |
83e686ea | 277 | #ifndef CONFIG_THUMB2_KERNEL |
1da177e4 | 278 | ldr r0, [r2, #-4] |
83e686ea CM |
279 | #else |
280 | ldrh r0, [r2, #-2] @ Thumb instruction at LR - 2 | |
281 | and r9, r0, #0xf800 | |
282 | cmp r9, #0xe800 @ 32-bit instruction if xx >= 0 | |
283 | ldrhhs r9, [r2] @ bottom 16 bits | |
284 | orrhs r0, r9, r0, lsl #16 | |
285 | #endif | |
b86040a5 | 286 | adr r9, BSYM(1f) |
1da177e4 LT |
287 | bl call_fpe |
288 | ||
289 | mov r0, sp @ struct pt_regs *regs | |
290 | bl do_undefinstr | |
291 | ||
292 | @ | |
293 | @ IRQs off again before pulling preserved data off the stack | |
294 | @ | |
ac78884e | 295 | 1: disable_irq_notrace |
1da177e4 LT |
296 | |
297 | @ | |
298 | @ restore SPSR and restart the instruction | |
299 | @ | |
b86040a5 CM |
300 | ldr r2, [sp, #S_PSR] @ Get SVC cpsr |
301 | svc_exit r2 @ return from exception | |
c4c5716e | 302 | UNWIND(.fnend ) |
93ed3970 | 303 | ENDPROC(__und_svc) |
1da177e4 LT |
304 | |
305 | .align 5 | |
306 | __pabt_svc: | |
ccea7a19 | 307 | svc_entry |
1da177e4 LT |
308 | |
309 | @ | |
310 | @ re-enable interrupts if appropriate | |
311 | @ | |
312 | mrs r9, cpsr | |
313 | tst r3, #PSR_I_BIT | |
314 | biceq r9, r9, #PSR_I_BIT | |
1da177e4 | 315 | |
48d7927b | 316 | mov r0, r2 @ pass address of aborted instruction. |
4fb28474 | 317 | #ifdef MULTI_PABORT |
48d7927b PB |
318 | ldr r4, .LCprocfns |
319 | mov lr, pc | |
320 | ldr pc, [r4, #PROCESSOR_PABT_FUNC] | |
321 | #else | |
4fb28474 | 322 | bl CPU_PABORT_HANDLER |
48d7927b PB |
323 | #endif |
324 | msr cpsr_c, r9 @ Maybe enable interrupts | |
4fb28474 | 325 | mov r2, sp @ regs |
1da177e4 LT |
326 | bl do_PrefetchAbort @ call abort handler |
327 | ||
328 | @ | |
329 | @ IRQs off again before pulling preserved data off the stack | |
330 | @ | |
ac78884e | 331 | disable_irq_notrace |
1da177e4 LT |
332 | |
333 | @ | |
334 | @ restore SPSR and restart the instruction | |
335 | @ | |
b86040a5 CM |
336 | ldr r2, [sp, #S_PSR] |
337 | svc_exit r2 @ return from exception | |
c4c5716e | 338 | UNWIND(.fnend ) |
93ed3970 | 339 | ENDPROC(__pabt_svc) |
1da177e4 LT |
340 | |
341 | .align 5 | |
49f680ea RK |
342 | .LCcralign: |
343 | .word cr_alignment | |
48d7927b | 344 | #ifdef MULTI_DABORT |
1da177e4 LT |
345 | .LCprocfns: |
346 | .word processor | |
347 | #endif | |
348 | .LCfp: | |
349 | .word fp_enter | |
1da177e4 LT |
350 | |
351 | /* | |
352 | * User mode handlers | |
2dede2d8 NP |
353 | * |
354 | * EABI note: sp_svc is always 64-bit aligned here, so should S_FRAME_SIZE | |
1da177e4 | 355 | */ |
2dede2d8 NP |
356 | |
357 | #if defined(CONFIG_AEABI) && (__LINUX_ARM_ARCH__ >= 5) && (S_FRAME_SIZE & 7) | |
358 | #error "sizeof(struct pt_regs) must be a multiple of 8" | |
359 | #endif | |
360 | ||
ccea7a19 | 361 | .macro usr_entry |
c4c5716e CM |
362 | UNWIND(.fnstart ) |
363 | UNWIND(.cantunwind ) @ don't unwind the user space | |
ccea7a19 | 364 | sub sp, sp, #S_FRAME_SIZE |
b86040a5 CM |
365 | ARM( stmib sp, {r1 - r12} ) |
366 | THUMB( stmia sp, {r0 - r12} ) | |
ccea7a19 RK |
367 | |
368 | ldmia r0, {r1 - r3} | |
369 | add r0, sp, #S_PC @ here for interlock avoidance | |
370 | mov r4, #-1 @ "" "" "" "" | |
371 | ||
372 | str r1, [sp] @ save the "real" r0 copied | |
373 | @ from the exception stack | |
1da177e4 LT |
374 | |
375 | @ | |
376 | @ We are now ready to fill in the remaining blanks on the stack: | |
377 | @ | |
378 | @ r2 - lr_<exception>, already fixed up for correct return/restart | |
379 | @ r3 - spsr_<exception> | |
380 | @ r4 - orig_r0 (see pt_regs definition in ptrace.h) | |
381 | @ | |
382 | @ Also, separately save sp_usr and lr_usr | |
383 | @ | |
ccea7a19 | 384 | stmia r0, {r2 - r4} |
b86040a5 CM |
385 | ARM( stmdb r0, {sp, lr}^ ) |
386 | THUMB( store_user_sp_lr r0, r1, S_SP - S_PC ) | |
1da177e4 LT |
387 | |
388 | @ | |
389 | @ Enable the alignment trap while in kernel mode | |
390 | @ | |
49f680ea | 391 | alignment_trap r0 |
1da177e4 LT |
392 | |
393 | @ | |
394 | @ Clear FP to mark the first stack frame | |
395 | @ | |
396 | zero_fp | |
397 | .endm | |
398 | ||
b49c0f24 NP |
399 | .macro kuser_cmpxchg_check |
400 | #if __LINUX_ARM_ARCH__ < 6 && !defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG) | |
401 | #ifndef CONFIG_MMU | |
402 | #warning "NPTL on non MMU needs fixing" | |
403 | #else | |
404 | @ Make sure our user space atomic helper is restarted | |
405 | @ if it was interrupted in a critical region. Here we | |
406 | @ perform a quick test inline since it should be false | |
407 | @ 99.9999% of the time. The rest is done out of line. | |
408 | cmp r2, #TASK_SIZE | |
409 | blhs kuser_cmpxchg_fixup | |
410 | #endif | |
411 | #endif | |
412 | .endm | |
413 | ||
1da177e4 LT |
414 | .align 5 |
415 | __dabt_usr: | |
ccea7a19 | 416 | usr_entry |
b49c0f24 | 417 | kuser_cmpxchg_check |
1da177e4 LT |
418 | |
419 | @ | |
420 | @ Call the processor-specific abort handler: | |
421 | @ | |
422 | @ r2 - aborted context pc | |
423 | @ r3 - aborted context cpsr | |
424 | @ | |
425 | @ The abort handler must return the aborted address in r0, and | |
426 | @ the fault status register in r1. | |
427 | @ | |
48d7927b | 428 | #ifdef MULTI_DABORT |
1da177e4 LT |
429 | ldr r4, .LCprocfns |
430 | mov lr, pc | |
48d7927b | 431 | ldr pc, [r4, #PROCESSOR_DABT_FUNC] |
1da177e4 | 432 | #else |
48d7927b | 433 | bl CPU_DABORT_HANDLER |
1da177e4 LT |
434 | #endif |
435 | ||
436 | @ | |
437 | @ IRQs on, then call the main handler | |
438 | @ | |
1ec42c0c | 439 | enable_irq |
1da177e4 | 440 | mov r2, sp |
b86040a5 | 441 | adr lr, BSYM(ret_from_exception) |
1da177e4 | 442 | b do_DataAbort |
c4c5716e | 443 | UNWIND(.fnend ) |
93ed3970 | 444 | ENDPROC(__dabt_usr) |
1da177e4 LT |
445 | |
446 | .align 5 | |
447 | __irq_usr: | |
ccea7a19 | 448 | usr_entry |
b49c0f24 | 449 | kuser_cmpxchg_check |
1da177e4 | 450 | |
706fdd9f | 451 | get_thread_info tsk |
1da177e4 | 452 | #ifdef CONFIG_PREEMPT |
706fdd9f RK |
453 | ldr r8, [tsk, #TI_PREEMPT] @ get preempt count |
454 | add r7, r8, #1 @ increment it | |
455 | str r7, [tsk, #TI_PREEMPT] | |
1da177e4 | 456 | #endif |
ccea7a19 | 457 | |
187a51ad | 458 | irq_handler |
1da177e4 | 459 | #ifdef CONFIG_PREEMPT |
706fdd9f RK |
460 | ldr r0, [tsk, #TI_PREEMPT] |
461 | str r8, [tsk, #TI_PREEMPT] | |
1da177e4 | 462 | teq r0, r7 |
b86040a5 CM |
463 | ARM( strne r0, [r0, -r0] ) |
464 | THUMB( movne r0, #0 ) | |
465 | THUMB( strne r0, [r0] ) | |
1da177e4 | 466 | #endif |
ccea7a19 | 467 | |
1da177e4 LT |
468 | mov why, #0 |
469 | b ret_to_user | |
c4c5716e | 470 | UNWIND(.fnend ) |
93ed3970 | 471 | ENDPROC(__irq_usr) |
1da177e4 LT |
472 | |
473 | .ltorg | |
474 | ||
475 | .align 5 | |
476 | __und_usr: | |
ccea7a19 | 477 | usr_entry |
1da177e4 | 478 | |
1da177e4 LT |
479 | @ |
480 | @ fall through to the emulation code, which returns using r9 if | |
481 | @ it has emulated the instruction, or the more conventional lr | |
482 | @ if we are to treat this as a real undefined instruction | |
483 | @ | |
484 | @ r0 - instruction | |
485 | @ | |
b86040a5 CM |
486 | adr r9, BSYM(ret_from_exception) |
487 | adr lr, BSYM(__und_usr_unknown) | |
cb170a45 | 488 | tst r3, #PSR_T_BIT @ Thumb mode? |
b86040a5 | 489 | itet eq @ explicit IT needed for the 1f label |
cb170a45 PB |
490 | subeq r4, r2, #4 @ ARM instr at LR - 4 |
491 | subne r4, r2, #2 @ Thumb instr at LR - 2 | |
492 | 1: ldreqt r0, [r4] | |
26584853 CM |
493 | #ifdef CONFIG_CPU_ENDIAN_BE8 |
494 | reveq r0, r0 @ little endian instruction | |
495 | #endif | |
cb170a45 PB |
496 | beq call_fpe |
497 | @ Thumb instruction | |
498 | #if __LINUX_ARM_ARCH__ >= 7 | |
b86040a5 CM |
499 | 2: |
500 | ARM( ldrht r5, [r4], #2 ) | |
501 | THUMB( ldrht r5, [r4] ) | |
502 | THUMB( add r4, r4, #2 ) | |
cb170a45 PB |
503 | and r0, r5, #0xf800 @ mask bits 111x x... .... .... |
504 | cmp r0, #0xe800 @ 32bit instruction if xx != 0 | |
505 | blo __und_usr_unknown | |
506 | 3: ldrht r0, [r4] | |
507 | add r2, r2, #2 @ r2 is PC + 2, make it PC + 4 | |
508 | orr r0, r0, r5, lsl #16 | |
509 | #else | |
510 | b __und_usr_unknown | |
511 | #endif | |
c4c5716e | 512 | UNWIND(.fnend ) |
93ed3970 | 513 | ENDPROC(__und_usr) |
cb170a45 | 514 | |
1da177e4 LT |
515 | @ |
516 | @ fallthrough to call_fpe | |
517 | @ | |
518 | ||
519 | /* | |
520 | * The out of line fixup for the ldrt above. | |
521 | */ | |
4260415f | 522 | .pushsection .fixup, "ax" |
cb170a45 | 523 | 4: mov pc, r9 |
4260415f RK |
524 | .popsection |
525 | .pushsection __ex_table,"a" | |
cb170a45 PB |
526 | .long 1b, 4b |
527 | #if __LINUX_ARM_ARCH__ >= 7 | |
528 | .long 2b, 4b | |
529 | .long 3b, 4b | |
530 | #endif | |
4260415f | 531 | .popsection |
1da177e4 LT |
532 | |
533 | /* | |
534 | * Check whether the instruction is a co-processor instruction. | |
535 | * If yes, we need to call the relevant co-processor handler. | |
536 | * | |
537 | * Note that we don't do a full check here for the co-processor | |
538 | * instructions; all instructions with bit 27 set are well | |
539 | * defined. The only instructions that should fault are the | |
540 | * co-processor instructions. However, we have to watch out | |
541 | * for the ARM6/ARM7 SWI bug. | |
542 | * | |
b5872db4 CM |
543 | * NEON is a special case that has to be handled here. Not all |
544 | * NEON instructions are co-processor instructions, so we have | |
545 | * to make a special case of checking for them. Plus, there's | |
546 | * five groups of them, so we have a table of mask/opcode pairs | |
547 | * to check against, and if any match then we branch off into the | |
548 | * NEON handler code. | |
549 | * | |
1da177e4 LT |
550 | * Emulators may wish to make use of the following registers: |
551 | * r0 = instruction opcode. | |
552 | * r2 = PC+4 | |
db6ccbb6 | 553 | * r9 = normal "successful" return address |
1da177e4 | 554 | * r10 = this threads thread_info structure. |
db6ccbb6 | 555 | * lr = unrecognised instruction return address |
1da177e4 | 556 | */ |
cb170a45 PB |
557 | @ |
558 | @ Fall-through from Thumb-2 __und_usr | |
559 | @ | |
560 | #ifdef CONFIG_NEON | |
561 | adr r6, .LCneon_thumb_opcodes | |
562 | b 2f | |
563 | #endif | |
1da177e4 | 564 | call_fpe: |
b5872db4 | 565 | #ifdef CONFIG_NEON |
cb170a45 | 566 | adr r6, .LCneon_arm_opcodes |
b5872db4 CM |
567 | 2: |
568 | ldr r7, [r6], #4 @ mask value | |
569 | cmp r7, #0 @ end mask? | |
570 | beq 1f | |
571 | and r8, r0, r7 | |
572 | ldr r7, [r6], #4 @ opcode bits matching in mask | |
573 | cmp r8, r7 @ NEON instruction? | |
574 | bne 2b | |
575 | get_thread_info r10 | |
576 | mov r7, #1 | |
577 | strb r7, [r10, #TI_USED_CP + 10] @ mark CP#10 as used | |
578 | strb r7, [r10, #TI_USED_CP + 11] @ mark CP#11 as used | |
579 | b do_vfp @ let VFP handler handle this | |
580 | 1: | |
581 | #endif | |
1da177e4 | 582 | tst r0, #0x08000000 @ only CDP/CPRT/LDC/STC have bit 27 |
cb170a45 | 583 | tstne r0, #0x04000000 @ bit 26 set on both ARM and Thumb-2 |
1da177e4 LT |
584 | #if defined(CONFIG_CPU_ARM610) || defined(CONFIG_CPU_ARM710) |
585 | and r8, r0, #0x0f000000 @ mask out op-code bits | |
586 | teqne r8, #0x0f000000 @ SWI (ARM6/7 bug)? | |
587 | #endif | |
588 | moveq pc, lr | |
589 | get_thread_info r10 @ get current thread | |
590 | and r8, r0, #0x00000f00 @ mask out CP number | |
b86040a5 | 591 | THUMB( lsr r8, r8, #8 ) |
1da177e4 LT |
592 | mov r7, #1 |
593 | add r6, r10, #TI_USED_CP | |
b86040a5 CM |
594 | ARM( strb r7, [r6, r8, lsr #8] ) @ set appropriate used_cp[] |
595 | THUMB( strb r7, [r6, r8] ) @ set appropriate used_cp[] | |
1da177e4 LT |
596 | #ifdef CONFIG_IWMMXT |
597 | @ Test if we need to give access to iWMMXt coprocessors | |
598 | ldr r5, [r10, #TI_FLAGS] | |
599 | rsbs r7, r8, #(1 << 8) @ CP 0 or 1 only | |
600 | movcss r7, r5, lsr #(TIF_USING_IWMMXT + 1) | |
601 | bcs iwmmxt_task_enable | |
602 | #endif | |
b86040a5 CM |
603 | ARM( add pc, pc, r8, lsr #6 ) |
604 | THUMB( lsl r8, r8, #2 ) | |
605 | THUMB( add pc, r8 ) | |
606 | nop | |
607 | ||
a771fe6e | 608 | movw_pc lr @ CP#0 |
b86040a5 CM |
609 | W(b) do_fpe @ CP#1 (FPE) |
610 | W(b) do_fpe @ CP#2 (FPE) | |
a771fe6e | 611 | movw_pc lr @ CP#3 |
c17fad11 LB |
612 | #ifdef CONFIG_CRUNCH |
613 | b crunch_task_enable @ CP#4 (MaverickCrunch) | |
614 | b crunch_task_enable @ CP#5 (MaverickCrunch) | |
615 | b crunch_task_enable @ CP#6 (MaverickCrunch) | |
616 | #else | |
a771fe6e CM |
617 | movw_pc lr @ CP#4 |
618 | movw_pc lr @ CP#5 | |
619 | movw_pc lr @ CP#6 | |
c17fad11 | 620 | #endif |
a771fe6e CM |
621 | movw_pc lr @ CP#7 |
622 | movw_pc lr @ CP#8 | |
623 | movw_pc lr @ CP#9 | |
1da177e4 | 624 | #ifdef CONFIG_VFP |
b86040a5 CM |
625 | W(b) do_vfp @ CP#10 (VFP) |
626 | W(b) do_vfp @ CP#11 (VFP) | |
1da177e4 | 627 | #else |
a771fe6e CM |
628 | movw_pc lr @ CP#10 (VFP) |
629 | movw_pc lr @ CP#11 (VFP) | |
1da177e4 | 630 | #endif |
a771fe6e CM |
631 | movw_pc lr @ CP#12 |
632 | movw_pc lr @ CP#13 | |
633 | movw_pc lr @ CP#14 (Debug) | |
634 | movw_pc lr @ CP#15 (Control) | |
1da177e4 | 635 | |
b5872db4 CM |
636 | #ifdef CONFIG_NEON |
637 | .align 6 | |
638 | ||
cb170a45 | 639 | .LCneon_arm_opcodes: |
b5872db4 CM |
640 | .word 0xfe000000 @ mask |
641 | .word 0xf2000000 @ opcode | |
642 | ||
643 | .word 0xff100000 @ mask | |
644 | .word 0xf4000000 @ opcode | |
645 | ||
cb170a45 PB |
646 | .word 0x00000000 @ mask |
647 | .word 0x00000000 @ opcode | |
648 | ||
649 | .LCneon_thumb_opcodes: | |
650 | .word 0xef000000 @ mask | |
651 | .word 0xef000000 @ opcode | |
652 | ||
653 | .word 0xff100000 @ mask | |
654 | .word 0xf9000000 @ opcode | |
655 | ||
b5872db4 CM |
656 | .word 0x00000000 @ mask |
657 | .word 0x00000000 @ opcode | |
658 | #endif | |
659 | ||
1da177e4 | 660 | do_fpe: |
5d25ac03 | 661 | enable_irq |
1da177e4 LT |
662 | ldr r4, .LCfp |
663 | add r10, r10, #TI_FPSTATE @ r10 = workspace | |
664 | ldr pc, [r4] @ Call FP module USR entry point | |
665 | ||
666 | /* | |
667 | * The FP module is called with these registers set: | |
668 | * r0 = instruction | |
669 | * r2 = PC+4 | |
670 | * r9 = normal "successful" return address | |
671 | * r10 = FP workspace | |
672 | * lr = unrecognised FP instruction return address | |
673 | */ | |
674 | ||
124efc27 | 675 | .pushsection .data |
1da177e4 | 676 | ENTRY(fp_enter) |
db6ccbb6 | 677 | .word no_fp |
124efc27 | 678 | .popsection |
1da177e4 | 679 | |
83e686ea CM |
680 | ENTRY(no_fp) |
681 | mov pc, lr | |
682 | ENDPROC(no_fp) | |
db6ccbb6 RK |
683 | |
684 | __und_usr_unknown: | |
ecbab71c | 685 | enable_irq |
1da177e4 | 686 | mov r0, sp |
b86040a5 | 687 | adr lr, BSYM(ret_from_exception) |
1da177e4 | 688 | b do_undefinstr |
93ed3970 | 689 | ENDPROC(__und_usr_unknown) |
1da177e4 LT |
690 | |
691 | .align 5 | |
692 | __pabt_usr: | |
ccea7a19 | 693 | usr_entry |
1da177e4 | 694 | |
48d7927b | 695 | mov r0, r2 @ pass address of aborted instruction. |
4fb28474 | 696 | #ifdef MULTI_PABORT |
48d7927b PB |
697 | ldr r4, .LCprocfns |
698 | mov lr, pc | |
699 | ldr pc, [r4, #PROCESSOR_PABT_FUNC] | |
700 | #else | |
4fb28474 | 701 | bl CPU_PABORT_HANDLER |
48d7927b | 702 | #endif |
1ec42c0c | 703 | enable_irq @ Enable interrupts |
4fb28474 | 704 | mov r2, sp @ regs |
1da177e4 | 705 | bl do_PrefetchAbort @ call abort handler |
c4c5716e | 706 | UNWIND(.fnend ) |
1da177e4 LT |
707 | /* fall through */ |
708 | /* | |
709 | * This is the return code to user mode for abort handlers | |
710 | */ | |
711 | ENTRY(ret_from_exception) | |
c4c5716e CM |
712 | UNWIND(.fnstart ) |
713 | UNWIND(.cantunwind ) | |
1da177e4 LT |
714 | get_thread_info tsk |
715 | mov why, #0 | |
716 | b ret_to_user | |
c4c5716e | 717 | UNWIND(.fnend ) |
93ed3970 CM |
718 | ENDPROC(__pabt_usr) |
719 | ENDPROC(ret_from_exception) | |
1da177e4 LT |
720 | |
721 | /* | |
722 | * Register switch for ARMv3 and ARMv4 processors | |
723 | * r0 = previous task_struct, r1 = previous thread_info, r2 = next thread_info | |
724 | * previous and next are guaranteed not to be the same. | |
725 | */ | |
726 | ENTRY(__switch_to) | |
c4c5716e CM |
727 | UNWIND(.fnstart ) |
728 | UNWIND(.cantunwind ) | |
1da177e4 LT |
729 | add ip, r1, #TI_CPU_SAVE |
730 | ldr r3, [r2, #TI_TP_VALUE] | |
b86040a5 CM |
731 | ARM( stmia ip!, {r4 - sl, fp, sp, lr} ) @ Store most regs on stack |
732 | THUMB( stmia ip!, {r4 - sl, fp} ) @ Store most regs on stack | |
733 | THUMB( str sp, [ip], #4 ) | |
734 | THUMB( str lr, [ip], #4 ) | |
d6551e88 RK |
735 | #ifdef CONFIG_MMU |
736 | ldr r6, [r2, #TI_CPU_DOMAIN] | |
afeb90ca | 737 | #endif |
4b0e07a5 | 738 | #if defined(CONFIG_HAS_TLS_REG) |
2d2669b6 | 739 | mcr p15, 0, r3, c13, c0, 3 @ set TLS register |
4b0e07a5 | 740 | #elif !defined(CONFIG_TLS_REG_EMUL) |
1da177e4 | 741 | mov r4, #0xffff0fff |
2d2669b6 NP |
742 | str r3, [r4, #-15] @ TLS val at 0xffff0ff0 |
743 | #endif | |
afeb90ca | 744 | #ifdef CONFIG_MMU |
1da177e4 | 745 | mcr p15, 0, r6, c3, c0, 0 @ Set domain register |
1da177e4 | 746 | #endif |
d6551e88 RK |
747 | mov r5, r0 |
748 | add r4, r2, #TI_CPU_SAVE | |
749 | ldr r0, =thread_notify_head | |
750 | mov r1, #THREAD_NOTIFY_SWITCH | |
751 | bl atomic_notifier_call_chain | |
b86040a5 | 752 | THUMB( mov ip, r4 ) |
d6551e88 | 753 | mov r0, r5 |
b86040a5 CM |
754 | ARM( ldmia r4, {r4 - sl, fp, sp, pc} ) @ Load all regs saved previously |
755 | THUMB( ldmia ip!, {r4 - sl, fp} ) @ Load all regs saved previously | |
756 | THUMB( ldr sp, [ip], #4 ) | |
757 | THUMB( ldr pc, [ip] ) | |
c4c5716e | 758 | UNWIND(.fnend ) |
93ed3970 | 759 | ENDPROC(__switch_to) |
1da177e4 LT |
760 | |
761 | __INIT | |
2d2669b6 NP |
762 | |
763 | /* | |
764 | * User helpers. | |
765 | * | |
766 | * These are segment of kernel provided user code reachable from user space | |
767 | * at a fixed address in kernel memory. This is used to provide user space | |
768 | * with some operations which require kernel help because of unimplemented | |
769 | * native feature and/or instructions in many ARM CPUs. The idea is for | |
770 | * this code to be executed directly in user mode for best efficiency but | |
771 | * which is too intimate with the kernel counter part to be left to user | |
772 | * libraries. In fact this code might even differ from one CPU to another | |
773 | * depending on the available instruction set and restrictions like on | |
774 | * SMP systems. In other words, the kernel reserves the right to change | |
775 | * this code as needed without warning. Only the entry points and their | |
776 | * results are guaranteed to be stable. | |
777 | * | |
778 | * Each segment is 32-byte aligned and will be moved to the top of the high | |
779 | * vector page. New segments (if ever needed) must be added in front of | |
780 | * existing ones. This mechanism should be used only for things that are | |
781 | * really small and justified, and not be abused freely. | |
782 | * | |
783 | * User space is expected to implement those things inline when optimizing | |
784 | * for a processor that has the necessary native support, but only if such | |
785 | * resulting binaries are already to be incompatible with earlier ARM | |
786 | * processors due to the use of unsupported instructions other than what | |
787 | * is provided here. In other words don't make binaries unable to run on | |
788 | * earlier processors just for the sake of not using these kernel helpers | |
789 | * if your compiled code is not going to use the new instructions for other | |
790 | * purpose. | |
791 | */ | |
b86040a5 | 792 | THUMB( .arm ) |
2d2669b6 | 793 | |
ba9b5d76 NP |
794 | .macro usr_ret, reg |
795 | #ifdef CONFIG_ARM_THUMB | |
796 | bx \reg | |
797 | #else | |
798 | mov pc, \reg | |
799 | #endif | |
800 | .endm | |
801 | ||
2d2669b6 NP |
802 | .align 5 |
803 | .globl __kuser_helper_start | |
804 | __kuser_helper_start: | |
805 | ||
7c612bfd NP |
806 | /* |
807 | * Reference prototype: | |
808 | * | |
809 | * void __kernel_memory_barrier(void) | |
810 | * | |
811 | * Input: | |
812 | * | |
813 | * lr = return address | |
814 | * | |
815 | * Output: | |
816 | * | |
817 | * none | |
818 | * | |
819 | * Clobbered: | |
820 | * | |
b49c0f24 | 821 | * none |
7c612bfd NP |
822 | * |
823 | * Definition and user space usage example: | |
824 | * | |
825 | * typedef void (__kernel_dmb_t)(void); | |
826 | * #define __kernel_dmb (*(__kernel_dmb_t *)0xffff0fa0) | |
827 | * | |
828 | * Apply any needed memory barrier to preserve consistency with data modified | |
829 | * manually and __kuser_cmpxchg usage. | |
830 | * | |
831 | * This could be used as follows: | |
832 | * | |
833 | * #define __kernel_dmb() \ | |
834 | * asm volatile ( "mov r0, #0xffff0fff; mov lr, pc; sub pc, r0, #95" \ | |
6896eec0 | 835 | * : : : "r0", "lr","cc" ) |
7c612bfd NP |
836 | */ |
837 | ||
838 | __kuser_memory_barrier: @ 0xffff0fa0 | |
bac4e960 | 839 | smp_dmb |
ba9b5d76 | 840 | usr_ret lr |
7c612bfd NP |
841 | |
842 | .align 5 | |
843 | ||
2d2669b6 NP |
844 | /* |
845 | * Reference prototype: | |
846 | * | |
847 | * int __kernel_cmpxchg(int oldval, int newval, int *ptr) | |
848 | * | |
849 | * Input: | |
850 | * | |
851 | * r0 = oldval | |
852 | * r1 = newval | |
853 | * r2 = ptr | |
854 | * lr = return address | |
855 | * | |
856 | * Output: | |
857 | * | |
858 | * r0 = returned value (zero or non-zero) | |
859 | * C flag = set if r0 == 0, clear if r0 != 0 | |
860 | * | |
861 | * Clobbered: | |
862 | * | |
863 | * r3, ip, flags | |
864 | * | |
865 | * Definition and user space usage example: | |
866 | * | |
867 | * typedef int (__kernel_cmpxchg_t)(int oldval, int newval, int *ptr); | |
868 | * #define __kernel_cmpxchg (*(__kernel_cmpxchg_t *)0xffff0fc0) | |
869 | * | |
870 | * Atomically store newval in *ptr if *ptr is equal to oldval for user space. | |
871 | * Return zero if *ptr was changed or non-zero if no exchange happened. | |
872 | * The C flag is also set if *ptr was changed to allow for assembly | |
873 | * optimization in the calling code. | |
874 | * | |
5964eae8 NP |
875 | * Notes: |
876 | * | |
877 | * - This routine already includes memory barriers as needed. | |
878 | * | |
2d2669b6 NP |
879 | * For example, a user space atomic_add implementation could look like this: |
880 | * | |
881 | * #define atomic_add(ptr, val) \ | |
882 | * ({ register unsigned int *__ptr asm("r2") = (ptr); \ | |
883 | * register unsigned int __result asm("r1"); \ | |
884 | * asm volatile ( \ | |
885 | * "1: @ atomic_add\n\t" \ | |
886 | * "ldr r0, [r2]\n\t" \ | |
887 | * "mov r3, #0xffff0fff\n\t" \ | |
888 | * "add lr, pc, #4\n\t" \ | |
889 | * "add r1, r0, %2\n\t" \ | |
890 | * "add pc, r3, #(0xffff0fc0 - 0xffff0fff)\n\t" \ | |
891 | * "bcc 1b" \ | |
892 | * : "=&r" (__result) \ | |
893 | * : "r" (__ptr), "rIL" (val) \ | |
894 | * : "r0","r3","ip","lr","cc","memory" ); \ | |
895 | * __result; }) | |
896 | */ | |
897 | ||
898 | __kuser_cmpxchg: @ 0xffff0fc0 | |
899 | ||
dcef1f63 | 900 | #if defined(CONFIG_NEEDS_SYSCALL_FOR_CMPXCHG) |
2d2669b6 | 901 | |
dcef1f63 NP |
902 | /* |
903 | * Poor you. No fast solution possible... | |
904 | * The kernel itself must perform the operation. | |
905 | * A special ghost syscall is used for that (see traps.c). | |
906 | */ | |
5e097445 | 907 | stmfd sp!, {r7, lr} |
cc20d429 RK |
908 | ldr r7, =1f @ it's 20 bits |
909 | swi __ARM_NR_cmpxchg | |
5e097445 | 910 | ldmfd sp!, {r7, pc} |
cc20d429 | 911 | 1: .word __ARM_NR_cmpxchg |
dcef1f63 NP |
912 | |
913 | #elif __LINUX_ARM_ARCH__ < 6 | |
2d2669b6 | 914 | |
b49c0f24 NP |
915 | #ifdef CONFIG_MMU |
916 | ||
2d2669b6 | 917 | /* |
b49c0f24 NP |
918 | * The only thing that can break atomicity in this cmpxchg |
919 | * implementation is either an IRQ or a data abort exception | |
920 | * causing another process/thread to be scheduled in the middle | |
921 | * of the critical sequence. To prevent this, code is added to | |
922 | * the IRQ and data abort exception handlers to set the pc back | |
923 | * to the beginning of the critical section if it is found to be | |
924 | * within that critical section (see kuser_cmpxchg_fixup). | |
2d2669b6 | 925 | */ |
b49c0f24 NP |
926 | 1: ldr r3, [r2] @ load current val |
927 | subs r3, r3, r0 @ compare with oldval | |
928 | 2: streq r1, [r2] @ store newval if eq | |
929 | rsbs r0, r3, #0 @ set return val and C flag | |
930 | usr_ret lr | |
931 | ||
932 | .text | |
933 | kuser_cmpxchg_fixup: | |
934 | @ Called from kuser_cmpxchg_check macro. | |
935 | @ r2 = address of interrupted insn (must be preserved). | |
936 | @ sp = saved regs. r7 and r8 are clobbered. | |
937 | @ 1b = first critical insn, 2b = last critical insn. | |
938 | @ If r2 >= 1b and r2 <= 2b then saved pc_usr is set to 1b. | |
939 | mov r7, #0xffff0fff | |
940 | sub r7, r7, #(0xffff0fff - (0xffff0fc0 + (1b - __kuser_cmpxchg))) | |
941 | subs r8, r2, r7 | |
942 | rsbcss r8, r8, #(2b - 1b) | |
943 | strcs r7, [sp, #S_PC] | |
944 | mov pc, lr | |
945 | .previous | |
946 | ||
49bca4c2 NP |
947 | #else |
948 | #warning "NPTL on non MMU needs fixing" | |
949 | mov r0, #-1 | |
950 | adds r0, r0, #0 | |
ba9b5d76 | 951 | usr_ret lr |
b49c0f24 | 952 | #endif |
2d2669b6 NP |
953 | |
954 | #else | |
955 | ||
7511bce4 | 956 | smp_dmb |
b49c0f24 | 957 | 1: ldrex r3, [r2] |
2d2669b6 NP |
958 | subs r3, r3, r0 |
959 | strexeq r3, r1, [r2] | |
b49c0f24 NP |
960 | teqeq r3, #1 |
961 | beq 1b | |
2d2669b6 | 962 | rsbs r0, r3, #0 |
b49c0f24 | 963 | /* beware -- each __kuser slot must be 8 instructions max */ |
7c612bfd | 964 | #ifdef CONFIG_SMP |
b49c0f24 NP |
965 | b __kuser_memory_barrier |
966 | #else | |
ba9b5d76 | 967 | usr_ret lr |
b49c0f24 | 968 | #endif |
2d2669b6 NP |
969 | |
970 | #endif | |
971 | ||
972 | .align 5 | |
973 | ||
974 | /* | |
975 | * Reference prototype: | |
976 | * | |
977 | * int __kernel_get_tls(void) | |
978 | * | |
979 | * Input: | |
980 | * | |
981 | * lr = return address | |
982 | * | |
983 | * Output: | |
984 | * | |
985 | * r0 = TLS value | |
986 | * | |
987 | * Clobbered: | |
988 | * | |
b49c0f24 | 989 | * none |
2d2669b6 NP |
990 | * |
991 | * Definition and user space usage example: | |
992 | * | |
993 | * typedef int (__kernel_get_tls_t)(void); | |
994 | * #define __kernel_get_tls (*(__kernel_get_tls_t *)0xffff0fe0) | |
995 | * | |
996 | * Get the TLS value as previously set via the __ARM_NR_set_tls syscall. | |
997 | * | |
998 | * This could be used as follows: | |
999 | * | |
1000 | * #define __kernel_get_tls() \ | |
1001 | * ({ register unsigned int __val asm("r0"); \ | |
1002 | * asm( "mov r0, #0xffff0fff; mov lr, pc; sub pc, r0, #31" \ | |
1003 | * : "=r" (__val) : : "lr","cc" ); \ | |
1004 | * __val; }) | |
1005 | */ | |
1006 | ||
1007 | __kuser_get_tls: @ 0xffff0fe0 | |
1008 | ||
4b0e07a5 | 1009 | #if !defined(CONFIG_HAS_TLS_REG) && !defined(CONFIG_TLS_REG_EMUL) |
2d2669b6 | 1010 | ldr r0, [pc, #(16 - 8)] @ TLS stored at 0xffff0ff0 |
2d2669b6 | 1011 | #else |
2d2669b6 | 1012 | mrc p15, 0, r0, c13, c0, 3 @ read TLS register |
2d2669b6 | 1013 | #endif |
ba9b5d76 | 1014 | usr_ret lr |
2d2669b6 NP |
1015 | |
1016 | .rep 5 | |
1017 | .word 0 @ pad up to __kuser_helper_version | |
1018 | .endr | |
1019 | ||
1020 | /* | |
1021 | * Reference declaration: | |
1022 | * | |
1023 | * extern unsigned int __kernel_helper_version; | |
1024 | * | |
1025 | * Definition and user space usage example: | |
1026 | * | |
1027 | * #define __kernel_helper_version (*(unsigned int *)0xffff0ffc) | |
1028 | * | |
1029 | * User space may read this to determine the curent number of helpers | |
1030 | * available. | |
1031 | */ | |
1032 | ||
1033 | __kuser_helper_version: @ 0xffff0ffc | |
1034 | .word ((__kuser_helper_end - __kuser_helper_start) >> 5) | |
1035 | ||
1036 | .globl __kuser_helper_end | |
1037 | __kuser_helper_end: | |
1038 | ||
b86040a5 | 1039 | THUMB( .thumb ) |
2d2669b6 | 1040 | |
1da177e4 LT |
1041 | /* |
1042 | * Vector stubs. | |
1043 | * | |
7933523d RK |
1044 | * This code is copied to 0xffff0200 so we can use branches in the |
1045 | * vectors, rather than ldr's. Note that this code must not | |
1046 | * exceed 0x300 bytes. | |
1da177e4 LT |
1047 | * |
1048 | * Common stub entry macro: | |
1049 | * Enter in IRQ mode, spsr = SVC/USR CPSR, lr = SVC/USR PC | |
ccea7a19 RK |
1050 | * |
1051 | * SP points to a minimal amount of processor-private memory, the address | |
1052 | * of which is copied into r0 for the mode specific abort handler. | |
1da177e4 | 1053 | */ |
b7ec4795 | 1054 | .macro vector_stub, name, mode, correction=0 |
1da177e4 LT |
1055 | .align 5 |
1056 | ||
1057 | vector_\name: | |
1da177e4 LT |
1058 | .if \correction |
1059 | sub lr, lr, #\correction | |
1060 | .endif | |
ccea7a19 RK |
1061 | |
1062 | @ | |
1063 | @ Save r0, lr_<exception> (parent PC) and spsr_<exception> | |
1064 | @ (parent CPSR) | |
1065 | @ | |
1066 | stmia sp, {r0, lr} @ save r0, lr | |
1da177e4 | 1067 | mrs lr, spsr |
ccea7a19 RK |
1068 | str lr, [sp, #8] @ save spsr |
1069 | ||
1da177e4 | 1070 | @ |
ccea7a19 | 1071 | @ Prepare for SVC32 mode. IRQs remain disabled. |
1da177e4 | 1072 | @ |
ccea7a19 | 1073 | mrs r0, cpsr |
b86040a5 | 1074 | eor r0, r0, #(\mode ^ SVC_MODE | PSR_ISETSTATE) |
ccea7a19 | 1075 | msr spsr_cxsf, r0 |
1da177e4 | 1076 | |
ccea7a19 RK |
1077 | @ |
1078 | @ the branch table must immediately follow this code | |
1079 | @ | |
ccea7a19 | 1080 | and lr, lr, #0x0f |
b86040a5 CM |
1081 | THUMB( adr r0, 1f ) |
1082 | THUMB( ldr lr, [r0, lr, lsl #2] ) | |
b7ec4795 | 1083 | mov r0, sp |
b86040a5 | 1084 | ARM( ldr lr, [pc, lr, lsl #2] ) |
ccea7a19 | 1085 | movs pc, lr @ branch to handler in SVC mode |
93ed3970 | 1086 | ENDPROC(vector_\name) |
88987ef9 CM |
1087 | |
1088 | .align 2 | |
1089 | @ handler addresses follow this label | |
1090 | 1: | |
1da177e4 LT |
1091 | .endm |
1092 | ||
7933523d | 1093 | .globl __stubs_start |
1da177e4 LT |
1094 | __stubs_start: |
1095 | /* | |
1096 | * Interrupt dispatcher | |
1097 | */ | |
b7ec4795 | 1098 | vector_stub irq, IRQ_MODE, 4 |
1da177e4 LT |
1099 | |
1100 | .long __irq_usr @ 0 (USR_26 / USR_32) | |
1101 | .long __irq_invalid @ 1 (FIQ_26 / FIQ_32) | |
1102 | .long __irq_invalid @ 2 (IRQ_26 / IRQ_32) | |
1103 | .long __irq_svc @ 3 (SVC_26 / SVC_32) | |
1104 | .long __irq_invalid @ 4 | |
1105 | .long __irq_invalid @ 5 | |
1106 | .long __irq_invalid @ 6 | |
1107 | .long __irq_invalid @ 7 | |
1108 | .long __irq_invalid @ 8 | |
1109 | .long __irq_invalid @ 9 | |
1110 | .long __irq_invalid @ a | |
1111 | .long __irq_invalid @ b | |
1112 | .long __irq_invalid @ c | |
1113 | .long __irq_invalid @ d | |
1114 | .long __irq_invalid @ e | |
1115 | .long __irq_invalid @ f | |
1116 | ||
1117 | /* | |
1118 | * Data abort dispatcher | |
1119 | * Enter in ABT mode, spsr = USR CPSR, lr = USR PC | |
1120 | */ | |
b7ec4795 | 1121 | vector_stub dabt, ABT_MODE, 8 |
1da177e4 LT |
1122 | |
1123 | .long __dabt_usr @ 0 (USR_26 / USR_32) | |
1124 | .long __dabt_invalid @ 1 (FIQ_26 / FIQ_32) | |
1125 | .long __dabt_invalid @ 2 (IRQ_26 / IRQ_32) | |
1126 | .long __dabt_svc @ 3 (SVC_26 / SVC_32) | |
1127 | .long __dabt_invalid @ 4 | |
1128 | .long __dabt_invalid @ 5 | |
1129 | .long __dabt_invalid @ 6 | |
1130 | .long __dabt_invalid @ 7 | |
1131 | .long __dabt_invalid @ 8 | |
1132 | .long __dabt_invalid @ 9 | |
1133 | .long __dabt_invalid @ a | |
1134 | .long __dabt_invalid @ b | |
1135 | .long __dabt_invalid @ c | |
1136 | .long __dabt_invalid @ d | |
1137 | .long __dabt_invalid @ e | |
1138 | .long __dabt_invalid @ f | |
1139 | ||
1140 | /* | |
1141 | * Prefetch abort dispatcher | |
1142 | * Enter in ABT mode, spsr = USR CPSR, lr = USR PC | |
1143 | */ | |
b7ec4795 | 1144 | vector_stub pabt, ABT_MODE, 4 |
1da177e4 LT |
1145 | |
1146 | .long __pabt_usr @ 0 (USR_26 / USR_32) | |
1147 | .long __pabt_invalid @ 1 (FIQ_26 / FIQ_32) | |
1148 | .long __pabt_invalid @ 2 (IRQ_26 / IRQ_32) | |
1149 | .long __pabt_svc @ 3 (SVC_26 / SVC_32) | |
1150 | .long __pabt_invalid @ 4 | |
1151 | .long __pabt_invalid @ 5 | |
1152 | .long __pabt_invalid @ 6 | |
1153 | .long __pabt_invalid @ 7 | |
1154 | .long __pabt_invalid @ 8 | |
1155 | .long __pabt_invalid @ 9 | |
1156 | .long __pabt_invalid @ a | |
1157 | .long __pabt_invalid @ b | |
1158 | .long __pabt_invalid @ c | |
1159 | .long __pabt_invalid @ d | |
1160 | .long __pabt_invalid @ e | |
1161 | .long __pabt_invalid @ f | |
1162 | ||
1163 | /* | |
1164 | * Undef instr entry dispatcher | |
1165 | * Enter in UND mode, spsr = SVC/USR CPSR, lr = SVC/USR PC | |
1166 | */ | |
b7ec4795 | 1167 | vector_stub und, UND_MODE |
1da177e4 LT |
1168 | |
1169 | .long __und_usr @ 0 (USR_26 / USR_32) | |
1170 | .long __und_invalid @ 1 (FIQ_26 / FIQ_32) | |
1171 | .long __und_invalid @ 2 (IRQ_26 / IRQ_32) | |
1172 | .long __und_svc @ 3 (SVC_26 / SVC_32) | |
1173 | .long __und_invalid @ 4 | |
1174 | .long __und_invalid @ 5 | |
1175 | .long __und_invalid @ 6 | |
1176 | .long __und_invalid @ 7 | |
1177 | .long __und_invalid @ 8 | |
1178 | .long __und_invalid @ 9 | |
1179 | .long __und_invalid @ a | |
1180 | .long __und_invalid @ b | |
1181 | .long __und_invalid @ c | |
1182 | .long __und_invalid @ d | |
1183 | .long __und_invalid @ e | |
1184 | .long __und_invalid @ f | |
1185 | ||
1186 | .align 5 | |
1187 | ||
1188 | /*============================================================================= | |
1189 | * Undefined FIQs | |
1190 | *----------------------------------------------------------------------------- | |
1191 | * Enter in FIQ mode, spsr = ANY CPSR, lr = ANY PC | |
1192 | * MUST PRESERVE SVC SPSR, but need to switch to SVC mode to show our msg. | |
1193 | * Basically to switch modes, we *HAVE* to clobber one register... brain | |
1194 | * damage alert! I don't think that we can execute any code in here in any | |
1195 | * other mode than FIQ... Ok you can switch to another mode, but you can't | |
1196 | * get out of that mode without clobbering one register. | |
1197 | */ | |
1198 | vector_fiq: | |
1199 | disable_fiq | |
1200 | subs pc, lr, #4 | |
1201 | ||
1202 | /*============================================================================= | |
1203 | * Address exception handler | |
1204 | *----------------------------------------------------------------------------- | |
1205 | * These aren't too critical. | |
1206 | * (they're not supposed to happen, and won't happen in 32-bit data mode). | |
1207 | */ | |
1208 | ||
1209 | vector_addrexcptn: | |
1210 | b vector_addrexcptn | |
1211 | ||
1212 | /* | |
1213 | * We group all the following data together to optimise | |
1214 | * for CPUs with separate I & D caches. | |
1215 | */ | |
1216 | .align 5 | |
1217 | ||
1218 | .LCvswi: | |
1219 | .word vector_swi | |
1220 | ||
7933523d | 1221 | .globl __stubs_end |
1da177e4 LT |
1222 | __stubs_end: |
1223 | ||
7933523d | 1224 | .equ stubs_offset, __vectors_start + 0x200 - __stubs_start |
1da177e4 | 1225 | |
7933523d RK |
1226 | .globl __vectors_start |
1227 | __vectors_start: | |
b86040a5 CM |
1228 | ARM( swi SYS_ERROR0 ) |
1229 | THUMB( svc #0 ) | |
1230 | THUMB( nop ) | |
1231 | W(b) vector_und + stubs_offset | |
1232 | W(ldr) pc, .LCvswi + stubs_offset | |
1233 | W(b) vector_pabt + stubs_offset | |
1234 | W(b) vector_dabt + stubs_offset | |
1235 | W(b) vector_addrexcptn + stubs_offset | |
1236 | W(b) vector_irq + stubs_offset | |
1237 | W(b) vector_fiq + stubs_offset | |
7933523d RK |
1238 | |
1239 | .globl __vectors_end | |
1240 | __vectors_end: | |
1da177e4 LT |
1241 | |
1242 | .data | |
1243 | ||
1da177e4 LT |
1244 | .globl cr_alignment |
1245 | .globl cr_no_alignment | |
1246 | cr_alignment: | |
1247 | .space 4 | |
1248 | cr_no_alignment: | |
1249 | .space 4 |