]> bbs.cooldavid.org Git - net-next-2.6.git/commit
amd64_edac: cleanup f10_early_channel_count
authorBorislav Petkov <borislav.petkov@amd.com>
Fri, 16 Oct 2009 17:55:49 +0000 (19:55 +0200)
committerBorislav Petkov <borislav.petkov@amd.com>
Mon, 7 Dec 2009 18:14:29 +0000 (19:14 +0100)
commitd16149e8c378ab7011e600980af51d2477aa5307
treee2b28d69271d0c5afc11398ec5e97787b98ecc70
parent8566c4df1690f3862ae338a4c533f4bb5a863f9a
amd64_edac: cleanup f10_early_channel_count

Do not read DCLR[01] again since this is done in
amd64_read_mc_registers() earlier. There can be more than two physical
DIMMs present so clamp the channels value to max 2. Also, do not report
DCT data width - it is also done earlier.

Signed-off-by: Borislav Petkov <borislav.petkov@amd.com>
drivers/edac/amd64_edac.c