]> bbs.cooldavid.org Git - net-next-2.6.git/blame - arch/arm/mach-at91/include/mach/system.h
ARM: 6436/1: AT91: Fix power-saving in idle-mode on 926T processors
[net-next-2.6.git] / arch / arm / mach-at91 / include / mach / system.h
CommitLineData
73a59c1c 1/*
a09e64fb 2 * arch/arm/mach-at91/include/mach/system.h
73a59c1c
SP
3 *
4 * Copyright (C) 2003 SAN People
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
19 */
20
21#ifndef __ASM_ARCH_SYSTEM_H
22#define __ASM_ARCH_SYSTEM_H
23
a09e64fb
RK
24#include <mach/hardware.h>
25#include <mach/at91_st.h>
26#include <mach/at91_dbgu.h>
aec9562f 27#include <mach/at91_pmc.h>
73a59c1c
SP
28
29static inline void arch_idle(void)
30{
31 /*
32 * Disable the processor clock. The processor will be automatically
33 * re-enabled by an interrupt or by a reset.
34 */
aec9562f 35 at91_sys_write(AT91_PMC_SCDR, AT91_PMC_PCK);
5c189208 36#ifndef CONFIG_CPU_ARM920T
73a59c1c
SP
37 /*
38 * Set the processor (CP15) into 'Wait for Interrupt' mode.
5c189208
AL
39 * Post-RM9200 processors need this in conjunction with the above
40 * to save power when idle.
73a59c1c
SP
41 */
42 cpu_do_idle();
aec9562f 43#endif
73a59c1c
SP
44}
45
1f4fd0a0
AV
46void (*at91_arch_reset)(void);
47
be093beb 48static inline void arch_reset(char mode, const char *cmd)
73a59c1c 49{
1f4fd0a0
AV
50 /* call the CPU-specific reset function */
51 if (at91_arch_reset)
52 (at91_arch_reset)();
73a59c1c
SP
53}
54
55#endif