]> bbs.cooldavid.org Git - jme.git/blame_incremental - jme.c
git://bbs.cooldavid.org / jme.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
Sweep additional floors of strcpy in .get_drvinfo routines
[jme.git] / jme.c
... / ...
CommitLineData
1/*
2 * JMicron JMC2x0 series PCIe Ethernet Linux Device Driver
3 *
4 * Copyright 2008 JMicron Technology Corporation
5 * http://www.jmicron.com/
6 * Copyright (c) 2009 - 2010 Guo-Fu Tseng <cooldavid@cooldavid.org>
7 *
8 * Author: Guo-Fu Tseng <cooldavid@cooldavid.org>
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
22 *
23 */
24
25#include <linux/version.h>
26#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,28)
27#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
28#endif
29
30#include <linux/module.h>
31#include <linux/kernel.h>
32#include <linux/pci.h>
33#include <linux/netdevice.h>
34#include <linux/etherdevice.h>
35#include <linux/ethtool.h>
36#include <linux/mii.h>
37#include <linux/crc32.h>
38#include <linux/delay.h>
39#include <linux/spinlock.h>
40#include <linux/in.h>
41#include <linux/ip.h>
42#include <linux/ipv6.h>
43#include <linux/tcp.h>
44#include <linux/udp.h>
45#include <linux/if_vlan.h>
46#include <linux/slab.h>
47#include <net/ip6_checksum.h>
48#include "jme.h"
49
50static int force_pseudohp = -1;
51static int no_pseudohp = -1;
52static int no_extplug = -1;
53module_param(force_pseudohp, int, 0);
54MODULE_PARM_DESC(force_pseudohp,
55 "Enable pseudo hot-plug feature manually by driver instead of BIOS.");
56module_param(no_pseudohp, int, 0);
57MODULE_PARM_DESC(no_pseudohp, "Disable pseudo hot-plug feature.");
58module_param(no_extplug, int, 0);
59MODULE_PARM_DESC(no_extplug,
60 "Do not use external plug signal for pseudo hot-plug.");
61
62#ifndef JME_NEW_PM_API
63static void
64jme_pci_wakeup_enable(struct jme_adapter *jme, int enable)
65{
66#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,27)
67 pci_enable_wake(jme->pdev, PCI_D1, enable);
68 pci_enable_wake(jme->pdev, PCI_D2, enable);
69 pci_enable_wake(jme->pdev, PCI_D3hot, enable);
70 pci_enable_wake(jme->pdev, PCI_D3cold, enable);
71#else
72 pci_pme_active(jme->pdev, enable);
73#endif
74}
75#endif
76
77static int
78jme_mdio_read(struct net_device *netdev, int phy, int reg)
79{
80 struct jme_adapter *jme = netdev_priv(netdev);
81 int i, val, again = (reg == MII_BMSR) ? 1 : 0;
82
83read_again:
84 jwrite32(jme, JME_SMI, SMI_OP_REQ |
85 smi_phy_addr(phy) |
86 smi_reg_addr(reg));
87
88 wmb();
89 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
90 udelay(20);
91 val = jread32(jme, JME_SMI);
92 if ((val & SMI_OP_REQ) == 0)
93 break;
94 }
95
96 if (i == 0) {
97 pr_err("phy(%d) read timeout : %d\n", phy, reg);
98 return 0;
99 }
100
101 if (again--)
102 goto read_again;
103
104 return (val & SMI_DATA_MASK) >> SMI_DATA_SHIFT;
105}
106
107static void
108jme_mdio_write(struct net_device *netdev,
109 int phy, int reg, int val)
110{
111 struct jme_adapter *jme = netdev_priv(netdev);
112 int i;
113
114 jwrite32(jme, JME_SMI, SMI_OP_WRITE | SMI_OP_REQ |
115 ((val << SMI_DATA_SHIFT) & SMI_DATA_MASK) |
116 smi_phy_addr(phy) | smi_reg_addr(reg));
117
118 wmb();
119 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
120 udelay(20);
121 if ((jread32(jme, JME_SMI) & SMI_OP_REQ) == 0)
122 break;
123 }
124
125 if (i == 0)
126 pr_err("phy(%d) write timeout : %d\n", phy, reg);
127}
128
129static inline void
130jme_reset_phy_processor(struct jme_adapter *jme)
131{
132 u32 val;
133
134 jme_mdio_write(jme->dev,
135 jme->mii_if.phy_id,
136 MII_ADVERTISE, ADVERTISE_ALL |
137 ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
138
139 if (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
140 jme_mdio_write(jme->dev,
141 jme->mii_if.phy_id,
142 MII_CTRL1000,
143 ADVERTISE_1000FULL | ADVERTISE_1000HALF);
144
145 val = jme_mdio_read(jme->dev,
146 jme->mii_if.phy_id,
147 MII_BMCR);
148
149 jme_mdio_write(jme->dev,
150 jme->mii_if.phy_id,
151 MII_BMCR, val | BMCR_RESET);
152}
153
154static void
155jme_setup_wakeup_frame(struct jme_adapter *jme,
156 const u32 *mask, u32 crc, int fnr)
157{
158 int i;
159
160 /*
161 * Setup CRC pattern
162 */
163 jwrite32(jme, JME_WFOI, WFOI_CRC_SEL | (fnr & WFOI_FRAME_SEL));
164 wmb();
165 jwrite32(jme, JME_WFODP, crc);
166 wmb();
167
168 /*
169 * Setup Mask
170 */
171 for (i = 0 ; i < WAKEUP_FRAME_MASK_DWNR ; ++i) {
172 jwrite32(jme, JME_WFOI,
173 ((i << WFOI_MASK_SHIFT) & WFOI_MASK_SEL) |
174 (fnr & WFOI_FRAME_SEL));
175 wmb();
176 jwrite32(jme, JME_WFODP, mask[i]);
177 wmb();
178 }
179}
180
181static inline void
182jme_mac_rxclk_off(struct jme_adapter *jme)
183{
184 jme->reg_gpreg1 |= GPREG1_RXCLKOFF;
185 jwrite32f(jme, JME_GPREG1, jme->reg_gpreg1);
186}
187
188static inline void
189jme_mac_rxclk_on(struct jme_adapter *jme)
190{
191 jme->reg_gpreg1 &= ~GPREG1_RXCLKOFF;
192 jwrite32f(jme, JME_GPREG1, jme->reg_gpreg1);
193}
194
195static inline void
196jme_mac_txclk_off(struct jme_adapter *jme)
197{
198 jme->reg_ghc &= ~(GHC_TO_CLK_SRC | GHC_TXMAC_CLK_SRC);
199 jwrite32f(jme, JME_GHC, jme->reg_ghc);
200}
201
202static inline void
203jme_mac_txclk_on(struct jme_adapter *jme)
204{
205 u32 speed = jme->reg_ghc & GHC_SPEED;
206 if (speed == GHC_SPEED_1000M)
207 jme->reg_ghc |= GHC_TO_CLK_GPHY | GHC_TXMAC_CLK_GPHY;
208 else
209 jme->reg_ghc |= GHC_TO_CLK_PCIE | GHC_TXMAC_CLK_PCIE;
210 jwrite32f(jme, JME_GHC, jme->reg_ghc);
211}
212
213static inline void
214jme_reset_ghc_speed(struct jme_adapter *jme)
215{
216 jme->reg_ghc &= ~(GHC_SPEED | GHC_DPX);
217 jwrite32f(jme, JME_GHC, jme->reg_ghc);
218}
219
220static inline void
221jme_reset_250A2_workaround(struct jme_adapter *jme)
222{
223 jme->reg_gpreg1 &= ~(GPREG1_HALFMODEPATCH |
224 GPREG1_RSSPATCH);
225 jwrite32(jme, JME_GPREG1, jme->reg_gpreg1);
226}
227
228static inline void
229jme_assert_ghc_reset(struct jme_adapter *jme)
230{
231 jme->reg_ghc |= GHC_SWRST;
232 jwrite32f(jme, JME_GHC, jme->reg_ghc);
233}
234
235static inline void
236jme_clear_ghc_reset(struct jme_adapter *jme)
237{
238 jme->reg_ghc &= ~GHC_SWRST;
239 jwrite32f(jme, JME_GHC, jme->reg_ghc);
240}
241
242static inline void
243jme_reset_mac_processor(struct jme_adapter *jme)
244{
245 static const u32 mask[WAKEUP_FRAME_MASK_DWNR] = {0, 0, 0, 0};
246 u32 crc = 0xCDCDCDCD;
247 u32 gpreg0;
248 int i;
249
250 jme_reset_ghc_speed(jme);
251 jme_reset_250A2_workaround(jme);
252
253 jme_mac_rxclk_on(jme);
254 jme_mac_txclk_on(jme);
255 udelay(1);
256 jme_assert_ghc_reset(jme);
257 udelay(1);
258 jme_mac_rxclk_off(jme);
259 jme_mac_txclk_off(jme);
260 udelay(1);
261 jme_clear_ghc_reset(jme);
262 udelay(1);
263 jme_mac_rxclk_on(jme);
264 jme_mac_txclk_on(jme);
265 udelay(1);
266 jme_mac_rxclk_off(jme);
267 jme_mac_txclk_off(jme);
268
269 jwrite32(jme, JME_RXDBA_LO, 0x00000000);
270 jwrite32(jme, JME_RXDBA_HI, 0x00000000);
271 jwrite32(jme, JME_RXQDC, 0x00000000);
272 jwrite32(jme, JME_RXNDA, 0x00000000);
273 jwrite32(jme, JME_TXDBA_LO, 0x00000000);
274 jwrite32(jme, JME_TXDBA_HI, 0x00000000);
275 jwrite32(jme, JME_TXQDC, 0x00000000);
276 jwrite32(jme, JME_TXNDA, 0x00000000);
277
278 jwrite32(jme, JME_RXMCHT_LO, 0x00000000);
279 jwrite32(jme, JME_RXMCHT_HI, 0x00000000);
280 for (i = 0 ; i < WAKEUP_FRAME_NR ; ++i)
281 jme_setup_wakeup_frame(jme, mask, crc, i);
282 if (jme->fpgaver)
283 gpreg0 = GPREG0_DEFAULT | GPREG0_LNKINTPOLL;
284 else
285 gpreg0 = GPREG0_DEFAULT;
286 jwrite32(jme, JME_GPREG0, gpreg0);
287}
288
289static inline void
290jme_clear_pm(struct jme_adapter *jme)
291{
292 jwrite32(jme, JME_PMCS, PMCS_STMASK | jme->reg_pmcs);
293}
294
295static int
296jme_reload_eeprom(struct jme_adapter *jme)
297{
298 u32 val;
299 int i;
300
301 val = jread32(jme, JME_SMBCSR);
302
303 if (val & SMBCSR_EEPROMD) {
304 val |= SMBCSR_CNACK;
305 jwrite32(jme, JME_SMBCSR, val);
306 val |= SMBCSR_RELOAD;
307 jwrite32(jme, JME_SMBCSR, val);
308 mdelay(12);
309
310 for (i = JME_EEPROM_RELOAD_TIMEOUT; i > 0; --i) {
311 mdelay(1);
312 if ((jread32(jme, JME_SMBCSR) & SMBCSR_RELOAD) == 0)
313 break;
314 }
315
316 if (i == 0) {
317 pr_err("eeprom reload timeout\n");
318 return -EIO;
319 }
320 }
321
322 return 0;
323}
324
325static void
326jme_load_macaddr(struct net_device *netdev)
327{
328 struct jme_adapter *jme = netdev_priv(netdev);
329 unsigned char macaddr[6];
330 u32 val;
331
332 spin_lock_bh(&jme->macaddr_lock);
333 val = jread32(jme, JME_RXUMA_LO);
334 macaddr[0] = (val >> 0) & 0xFF;
335 macaddr[1] = (val >> 8) & 0xFF;
336 macaddr[2] = (val >> 16) & 0xFF;
337 macaddr[3] = (val >> 24) & 0xFF;
338 val = jread32(jme, JME_RXUMA_HI);
339 macaddr[4] = (val >> 0) & 0xFF;
340 macaddr[5] = (val >> 8) & 0xFF;
341 memcpy(netdev->dev_addr, macaddr, 6);
342 spin_unlock_bh(&jme->macaddr_lock);
343}
344
345static inline void
346jme_set_rx_pcc(struct jme_adapter *jme, int p)
347{
348 switch (p) {
349 case PCC_OFF:
350 jwrite32(jme, JME_PCCRX0,
351 ((PCC_OFF_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
352 ((PCC_OFF_CNT << PCCRX_SHIFT) & PCCRX_MASK));
353 break;
354 case PCC_P1:
355 jwrite32(jme, JME_PCCRX0,
356 ((PCC_P1_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
357 ((PCC_P1_CNT << PCCRX_SHIFT) & PCCRX_MASK));
358 break;
359 case PCC_P2:
360 jwrite32(jme, JME_PCCRX0,
361 ((PCC_P2_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
362 ((PCC_P2_CNT << PCCRX_SHIFT) & PCCRX_MASK));
363 break;
364 case PCC_P3:
365 jwrite32(jme, JME_PCCRX0,
366 ((PCC_P3_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
367 ((PCC_P3_CNT << PCCRX_SHIFT) & PCCRX_MASK));
368 break;
369 default:
370 break;
371 }
372 wmb();
373
374 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
375 netif_info(jme, rx_status, jme->dev, "Switched to PCC_P%d\n", p);
376}
377
378static void
379jme_start_irq(struct jme_adapter *jme)
380{
381 register struct dynpcc_info *dpi = &(jme->dpi);
382
383 jme_set_rx_pcc(jme, PCC_P1);
384 dpi->cur = PCC_P1;
385 dpi->attempt = PCC_P1;
386 dpi->cnt = 0;
387
388 jwrite32(jme, JME_PCCTX,
389 ((PCC_TX_TO << PCCTXTO_SHIFT) & PCCTXTO_MASK) |
390 ((PCC_TX_CNT << PCCTX_SHIFT) & PCCTX_MASK) |
391 PCCTXQ0_EN
392 );
393
394 /*
395 * Enable Interrupts
396 */
397 jwrite32(jme, JME_IENS, INTR_ENABLE);
398}
399
400static inline void
401jme_stop_irq(struct jme_adapter *jme)
402{
403 /*
404 * Disable Interrupts
405 */
406 jwrite32f(jme, JME_IENC, INTR_ENABLE);
407}
408
409static u32
410jme_linkstat_from_phy(struct jme_adapter *jme)
411{
412 u32 phylink, bmsr;
413
414 phylink = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 17);
415 bmsr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMSR);
416 if (bmsr & BMSR_ANCOMP)
417 phylink |= PHY_LINK_AUTONEG_COMPLETE;
418
419 return phylink;
420}
421
422static inline void
423jme_set_phyfifo_5level(struct jme_adapter *jme)
424{
425 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0004);
426}
427
428static inline void
429jme_set_phyfifo_8level(struct jme_adapter *jme)
430{
431 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0000);
432}
433
434static int
435jme_check_link(struct net_device *netdev, int testonly)
436{
437 struct jme_adapter *jme = netdev_priv(netdev);
438 u32 phylink, cnt = JME_SPDRSV_TIMEOUT, bmcr;
439 char linkmsg[64];
440 int rc = 0;
441
442 linkmsg[0] = '\0';
443
444 if (jme->fpgaver)
445 phylink = jme_linkstat_from_phy(jme);
446 else
447 phylink = jread32(jme, JME_PHY_LINK);
448
449 if (phylink & PHY_LINK_UP) {
450 if (!(phylink & PHY_LINK_AUTONEG_COMPLETE)) {
451 /*
452 * If we did not enable AN
453 * Speed/Duplex Info should be obtained from SMI
454 */
455 phylink = PHY_LINK_UP;
456
457 bmcr = jme_mdio_read(jme->dev,
458 jme->mii_if.phy_id,
459 MII_BMCR);
460
461 phylink |= ((bmcr & BMCR_SPEED1000) &&
462 (bmcr & BMCR_SPEED100) == 0) ?
463 PHY_LINK_SPEED_1000M :
464 (bmcr & BMCR_SPEED100) ?
465 PHY_LINK_SPEED_100M :
466 PHY_LINK_SPEED_10M;
467
468 phylink |= (bmcr & BMCR_FULLDPLX) ?
469 PHY_LINK_DUPLEX : 0;
470
471 strcat(linkmsg, "Forced: ");
472 } else {
473 /*
474 * Keep polling for speed/duplex resolve complete
475 */
476 while (!(phylink & PHY_LINK_SPEEDDPU_RESOLVED) &&
477 --cnt) {
478
479 udelay(1);
480
481 if (jme->fpgaver)
482 phylink = jme_linkstat_from_phy(jme);
483 else
484 phylink = jread32(jme, JME_PHY_LINK);
485 }
486 if (!cnt)
487 pr_err("Waiting speed resolve timeout\n");
488
489 strcat(linkmsg, "ANed: ");
490 }
491
492 if (jme->phylink == phylink) {
493 rc = 1;
494 goto out;
495 }
496 if (testonly)
497 goto out;
498
499 jme->phylink = phylink;
500
501 /*
502 * The speed/duplex setting of jme->reg_ghc already cleared
503 * by jme_reset_mac_processor()
504 */
505 switch (phylink & PHY_LINK_SPEED_MASK) {
506 case PHY_LINK_SPEED_10M:
507 jme->reg_ghc |= GHC_SPEED_10M;
508 strcat(linkmsg, "10 Mbps, ");
509 break;
510 case PHY_LINK_SPEED_100M:
511 jme->reg_ghc |= GHC_SPEED_100M;
512 strcat(linkmsg, "100 Mbps, ");
513 break;
514 case PHY_LINK_SPEED_1000M:
515 jme->reg_ghc |= GHC_SPEED_1000M;
516 strcat(linkmsg, "1000 Mbps, ");
517 break;
518 default:
519 break;
520 }
521
522 if (phylink & PHY_LINK_DUPLEX) {
523 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT);
524 jwrite32(jme, JME_TXTRHD, TXTRHD_FULLDUPLEX);
525 jme->reg_ghc |= GHC_DPX;
526 } else {
527 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT |
528 TXMCS_BACKOFF |
529 TXMCS_CARRIERSENSE |
530 TXMCS_COLLISION);
531 jwrite32(jme, JME_TXTRHD, TXTRHD_HALFDUPLEX);
532 }
533
534 jwrite32(jme, JME_GHC, jme->reg_ghc);
535
536 if (is_buggy250(jme->pdev->device, jme->chiprev)) {
537 jme->reg_gpreg1 &= ~(GPREG1_HALFMODEPATCH |
538 GPREG1_RSSPATCH);
539 if (!(phylink & PHY_LINK_DUPLEX))
540 jme->reg_gpreg1 |= GPREG1_HALFMODEPATCH;
541 switch (phylink & PHY_LINK_SPEED_MASK) {
542 case PHY_LINK_SPEED_10M:
543 jme_set_phyfifo_8level(jme);
544 jme->reg_gpreg1 |= GPREG1_RSSPATCH;
545 break;
546 case PHY_LINK_SPEED_100M:
547 jme_set_phyfifo_5level(jme);
548 jme->reg_gpreg1 |= GPREG1_RSSPATCH;
549 break;
550 case PHY_LINK_SPEED_1000M:
551 jme_set_phyfifo_8level(jme);
552 break;
553 default:
554 break;
555 }
556 }
557 jwrite32(jme, JME_GPREG1, jme->reg_gpreg1);
558
559 strcat(linkmsg, (phylink & PHY_LINK_DUPLEX) ?
560 "Full-Duplex, " :
561 "Half-Duplex, ");
562 strcat(linkmsg, (phylink & PHY_LINK_MDI_STAT) ?
563 "MDI-X" :
564 "MDI");
565 netif_info(jme, link, jme->dev, "Link is up at %s\n", linkmsg);
566 netif_carrier_on(netdev);
567 } else {
568 if (testonly)
569 goto out;
570
571 netif_info(jme, link, jme->dev, "Link is down\n");
572 jme->phylink = 0;
573 netif_carrier_off(netdev);
574 }
575
576out:
577 return rc;
578}
579
580static int
581jme_setup_tx_resources(struct jme_adapter *jme)
582{
583 struct jme_ring *txring = &(jme->txring[0]);
584
585 txring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
586 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
587 &(txring->dmaalloc),
588 GFP_ATOMIC);
589
590 if (!txring->alloc)
591 goto err_set_null;
592
593 /*
594 * 16 Bytes align
595 */
596 txring->desc = (void *)ALIGN((unsigned long)(txring->alloc),
597 RING_DESC_ALIGN);
598 txring->dma = ALIGN(txring->dmaalloc, RING_DESC_ALIGN);
599 txring->next_to_use = 0;
600 atomic_set(&txring->next_to_clean, 0);
601 atomic_set(&txring->nr_free, jme->tx_ring_size);
602
603 txring->bufinf = kmalloc(sizeof(struct jme_buffer_info) *
604 jme->tx_ring_size, GFP_ATOMIC);
605 if (unlikely(!(txring->bufinf)))
606 goto err_free_txring;
607
608 /*
609 * Initialize Transmit Descriptors
610 */
611 memset(txring->alloc, 0, TX_RING_ALLOC_SIZE(jme->tx_ring_size));
612 memset(txring->bufinf, 0,
613 sizeof(struct jme_buffer_info) * jme->tx_ring_size);
614
615 return 0;
616
617err_free_txring:
618 dma_free_coherent(&(jme->pdev->dev),
619 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
620 txring->alloc,
621 txring->dmaalloc);
622
623err_set_null:
624 txring->desc = NULL;
625 txring->dmaalloc = 0;
626 txring->dma = 0;
627 txring->bufinf = NULL;
628
629 return -ENOMEM;
630}
631
632static void
633jme_free_tx_resources(struct jme_adapter *jme)
634{
635 int i;
636 struct jme_ring *txring = &(jme->txring[0]);
637 struct jme_buffer_info *txbi;
638
639 if (txring->alloc) {
640 if (txring->bufinf) {
641 for (i = 0 ; i < jme->tx_ring_size ; ++i) {
642 txbi = txring->bufinf + i;
643 if (txbi->skb) {
644 dev_kfree_skb(txbi->skb);
645 txbi->skb = NULL;
646 }
647 txbi->mapping = 0;
648 txbi->len = 0;
649 txbi->nr_desc = 0;
650 txbi->start_xmit = 0;
651 }
652 kfree(txring->bufinf);
653 }
654
655 dma_free_coherent(&(jme->pdev->dev),
656 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
657 txring->alloc,
658 txring->dmaalloc);
659
660 txring->alloc = NULL;
661 txring->desc = NULL;
662 txring->dmaalloc = 0;
663 txring->dma = 0;
664 txring->bufinf = NULL;
665 }
666 txring->next_to_use = 0;
667 atomic_set(&txring->next_to_clean, 0);
668 atomic_set(&txring->nr_free, 0);
669}
670
671static inline void
672jme_enable_tx_engine(struct jme_adapter *jme)
673{
674 /*
675 * Select Queue 0
676 */
677 jwrite32(jme, JME_TXCS, TXCS_DEFAULT | TXCS_SELECT_QUEUE0);
678 wmb();
679
680 /*
681 * Setup TX Queue 0 DMA Bass Address
682 */
683 jwrite32(jme, JME_TXDBA_LO, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
684 jwrite32(jme, JME_TXDBA_HI, (__u64)(jme->txring[0].dma) >> 32);
685 jwrite32(jme, JME_TXNDA, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
686
687 /*
688 * Setup TX Descptor Count
689 */
690 jwrite32(jme, JME_TXQDC, jme->tx_ring_size);
691
692 /*
693 * Enable TX Engine
694 */
695 wmb();
696 jwrite32f(jme, JME_TXCS, jme->reg_txcs |
697 TXCS_SELECT_QUEUE0 |
698 TXCS_ENABLE);
699
700 /*
701 * Start clock for TX MAC Processor
702 */
703 jme_mac_txclk_on(jme);
704}
705
706static inline void
707jme_restart_tx_engine(struct jme_adapter *jme)
708{
709 /*
710 * Restart TX Engine
711 */
712 jwrite32(jme, JME_TXCS, jme->reg_txcs |
713 TXCS_SELECT_QUEUE0 |
714 TXCS_ENABLE);
715}
716
717static inline void
718jme_disable_tx_engine(struct jme_adapter *jme)
719{
720 int i;
721 u32 val;
722
723 /*
724 * Disable TX Engine
725 */
726 jwrite32(jme, JME_TXCS, jme->reg_txcs | TXCS_SELECT_QUEUE0);
727 wmb();
728
729 val = jread32(jme, JME_TXCS);
730 for (i = JME_TX_DISABLE_TIMEOUT ; (val & TXCS_ENABLE) && i > 0 ; --i) {
731 mdelay(1);
732 val = jread32(jme, JME_TXCS);
733 rmb();
734 }
735
736 if (!i)
737 pr_err("Disable TX engine timeout\n");
738
739 /*
740 * Stop clock for TX MAC Processor
741 */
742 jme_mac_txclk_off(jme);
743}
744
745static void
746jme_set_clean_rxdesc(struct jme_adapter *jme, int i)
747{
748 struct jme_ring *rxring = &(jme->rxring[0]);
749 register struct rxdesc *rxdesc = rxring->desc;
750 struct jme_buffer_info *rxbi = rxring->bufinf;
751 rxdesc += i;
752 rxbi += i;
753
754 rxdesc->dw[0] = 0;
755 rxdesc->dw[1] = 0;
756 rxdesc->desc1.bufaddrh = cpu_to_le32((__u64)rxbi->mapping >> 32);
757 rxdesc->desc1.bufaddrl = cpu_to_le32(
758 (__u64)rxbi->mapping & 0xFFFFFFFFUL);
759 rxdesc->desc1.datalen = cpu_to_le16(rxbi->len);
760 if (jme->dev->features & NETIF_F_HIGHDMA)
761 rxdesc->desc1.flags = RXFLAG_64BIT;
762 wmb();
763 rxdesc->desc1.flags |= RXFLAG_OWN | RXFLAG_INT;
764}
765
766static int
767jme_make_new_rx_buf(struct jme_adapter *jme, int i)
768{
769 struct jme_ring *rxring = &(jme->rxring[0]);
770 struct jme_buffer_info *rxbi = rxring->bufinf + i;
771 struct sk_buff *skb;
772 dma_addr_t mapping;
773
774 skb = netdev_alloc_skb(jme->dev,
775 jme->dev->mtu + RX_EXTRA_LEN);
776 if (unlikely(!skb))
777 return -ENOMEM;
778#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,19)
779 skb->dev = jme->dev;
780#endif
781
782 mapping = pci_map_page(jme->pdev, virt_to_page(skb->data),
783 offset_in_page(skb->data), skb_tailroom(skb),
784 PCI_DMA_FROMDEVICE);
785 if (unlikely(pci_dma_mapping_error(jme->pdev, mapping))) {
786 dev_kfree_skb(skb);
787 return -ENOMEM;
788 }
789
790 if (likely(rxbi->mapping))
791 pci_unmap_page(jme->pdev, rxbi->mapping,
792 rxbi->len, PCI_DMA_FROMDEVICE);
793
794 rxbi->skb = skb;
795 rxbi->len = skb_tailroom(skb);
796 rxbi->mapping = mapping;
797 return 0;
798}
799
800static void
801jme_free_rx_buf(struct jme_adapter *jme, int i)
802{
803 struct jme_ring *rxring = &(jme->rxring[0]);
804 struct jme_buffer_info *rxbi = rxring->bufinf;
805 rxbi += i;
806
807 if (rxbi->skb) {
808 pci_unmap_page(jme->pdev,
809 rxbi->mapping,
810 rxbi->len,
811 PCI_DMA_FROMDEVICE);
812 dev_kfree_skb(rxbi->skb);
813 rxbi->skb = NULL;
814 rxbi->mapping = 0;
815 rxbi->len = 0;
816 }
817}
818
819static void
820jme_free_rx_resources(struct jme_adapter *jme)
821{
822 int i;
823 struct jme_ring *rxring = &(jme->rxring[0]);
824
825 if (rxring->alloc) {
826 if (rxring->bufinf) {
827 for (i = 0 ; i < jme->rx_ring_size ; ++i)
828 jme_free_rx_buf(jme, i);
829 kfree(rxring->bufinf);
830 }
831
832 dma_free_coherent(&(jme->pdev->dev),
833 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
834 rxring->alloc,
835 rxring->dmaalloc);
836 rxring->alloc = NULL;
837 rxring->desc = NULL;
838 rxring->dmaalloc = 0;
839 rxring->dma = 0;
840 rxring->bufinf = NULL;
841 }
842 rxring->next_to_use = 0;
843 atomic_set(&rxring->next_to_clean, 0);
844}
845
846static int
847jme_setup_rx_resources(struct jme_adapter *jme)
848{
849 int i;
850 struct jme_ring *rxring = &(jme->rxring[0]);
851
852 rxring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
853 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
854 &(rxring->dmaalloc),
855 GFP_ATOMIC);
856 if (!rxring->alloc)
857 goto err_set_null;
858
859 /*
860 * 16 Bytes align
861 */
862 rxring->desc = (void *)ALIGN((unsigned long)(rxring->alloc),
863 RING_DESC_ALIGN);
864 rxring->dma = ALIGN(rxring->dmaalloc, RING_DESC_ALIGN);
865 rxring->next_to_use = 0;
866 atomic_set(&rxring->next_to_clean, 0);
867
868 rxring->bufinf = kmalloc(sizeof(struct jme_buffer_info) *
869 jme->rx_ring_size, GFP_ATOMIC);
870 if (unlikely(!(rxring->bufinf)))
871 goto err_free_rxring;
872
873 /*
874 * Initiallize Receive Descriptors
875 */
876 memset(rxring->bufinf, 0,
877 sizeof(struct jme_buffer_info) * jme->rx_ring_size);
878 for (i = 0 ; i < jme->rx_ring_size ; ++i) {
879 if (unlikely(jme_make_new_rx_buf(jme, i))) {
880 jme_free_rx_resources(jme);
881 return -ENOMEM;
882 }
883
884 jme_set_clean_rxdesc(jme, i);
885 }
886
887 return 0;
888
889err_free_rxring:
890 dma_free_coherent(&(jme->pdev->dev),
891 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
892 rxring->alloc,
893 rxring->dmaalloc);
894err_set_null:
895 rxring->desc = NULL;
896 rxring->dmaalloc = 0;
897 rxring->dma = 0;
898 rxring->bufinf = NULL;
899
900 return -ENOMEM;
901}
902
903static inline void
904jme_enable_rx_engine(struct jme_adapter *jme)
905{
906 /*
907 * Select Queue 0
908 */
909 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
910 RXCS_QUEUESEL_Q0);
911 wmb();
912
913 /*
914 * Setup RX DMA Bass Address
915 */
916 jwrite32(jme, JME_RXDBA_LO, (__u64)(jme->rxring[0].dma) & 0xFFFFFFFFUL);
917 jwrite32(jme, JME_RXDBA_HI, (__u64)(jme->rxring[0].dma) >> 32);
918 jwrite32(jme, JME_RXNDA, (__u64)(jme->rxring[0].dma) & 0xFFFFFFFFUL);
919
920 /*
921 * Setup RX Descriptor Count
922 */
923 jwrite32(jme, JME_RXQDC, jme->rx_ring_size);
924
925 /*
926 * Setup Unicast Filter
927 */
928 jme_set_unicastaddr(jme->dev);
929 jme_set_multi(jme->dev);
930
931 /*
932 * Enable RX Engine
933 */
934 wmb();
935 jwrite32f(jme, JME_RXCS, jme->reg_rxcs |
936 RXCS_QUEUESEL_Q0 |
937 RXCS_ENABLE |
938 RXCS_QST);
939
940 /*
941 * Start clock for RX MAC Processor
942 */
943 jme_mac_rxclk_on(jme);
944}
945
946static inline void
947jme_restart_rx_engine(struct jme_adapter *jme)
948{
949 /*
950 * Start RX Engine
951 */
952 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
953 RXCS_QUEUESEL_Q0 |
954 RXCS_ENABLE |
955 RXCS_QST);
956}
957
958static inline void
959jme_disable_rx_engine(struct jme_adapter *jme)
960{
961 int i;
962 u32 val;
963
964 /*
965 * Disable RX Engine
966 */
967 jwrite32(jme, JME_RXCS, jme->reg_rxcs);
968 wmb();
969
970 val = jread32(jme, JME_RXCS);
971 for (i = JME_RX_DISABLE_TIMEOUT ; (val & RXCS_ENABLE) && i > 0 ; --i) {
972 mdelay(1);
973 val = jread32(jme, JME_RXCS);
974 rmb();
975 }
976
977 if (!i)
978 pr_err("Disable RX engine timeout\n");
979
980 /*
981 * Stop clock for RX MAC Processor
982 */
983 jme_mac_rxclk_off(jme);
984}
985
986static u16
987jme_udpsum(struct sk_buff *skb)
988{
989 u16 csum = 0xFFFFu;
990#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,21)
991 struct iphdr *iph;
992 int iphlen;
993 struct udphdr *udph;
994#endif
995
996 if (skb->len < (ETH_HLEN + sizeof(struct iphdr)))
997 return csum;
998 if (skb->protocol != htons(ETH_P_IP))
999 return csum;
1000#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,21)
1001 iph = (struct iphdr *)skb_pull(skb, ETH_HLEN);
1002 iphlen = (iph->ihl << 2);
1003 if ((iph->protocol != IPPROTO_UDP) ||
1004 (skb->len < (iphlen + sizeof(struct udphdr)))) {
1005 skb_push(skb, ETH_HLEN);
1006 return csum;
1007 }
1008 udph = (struct udphdr *)skb_pull(skb, iphlen);
1009 csum = udph->check;
1010 skb_push(skb, iphlen);
1011 skb_push(skb, ETH_HLEN);
1012#else
1013 skb_set_network_header(skb, ETH_HLEN);
1014 if ((ip_hdr(skb)->protocol != IPPROTO_UDP) ||
1015 (skb->len < (ETH_HLEN +
1016 (ip_hdr(skb)->ihl << 2) +
1017 sizeof(struct udphdr)))) {
1018 skb_reset_network_header(skb);
1019 return csum;
1020 }
1021 skb_set_transport_header(skb,
1022 ETH_HLEN + (ip_hdr(skb)->ihl << 2));
1023 csum = udp_hdr(skb)->check;
1024 skb_reset_transport_header(skb);
1025 skb_reset_network_header(skb);
1026#endif
1027
1028 return csum;
1029}
1030
1031static int
1032jme_rxsum_ok(struct jme_adapter *jme, u16 flags, struct sk_buff *skb)
1033{
1034 if (!(flags & (RXWBFLAG_TCPON | RXWBFLAG_UDPON | RXWBFLAG_IPV4)))
1035 return false;
1036
1037 if (unlikely((flags & (RXWBFLAG_MF | RXWBFLAG_TCPON | RXWBFLAG_TCPCS))
1038 == RXWBFLAG_TCPON)) {
1039 if (flags & RXWBFLAG_IPV4)
1040 netif_err(jme, rx_err, jme->dev, "TCP Checksum error\n");
1041 return false;
1042 }
1043
1044 if (unlikely((flags & (RXWBFLAG_MF | RXWBFLAG_UDPON | RXWBFLAG_UDPCS))
1045 == RXWBFLAG_UDPON) && jme_udpsum(skb)) {
1046 if (flags & RXWBFLAG_IPV4)
1047 netif_err(jme, rx_err, jme->dev, "UDP Checksum error\n");
1048 return false;
1049 }
1050
1051 if (unlikely((flags & (RXWBFLAG_IPV4 | RXWBFLAG_IPCS))
1052 == RXWBFLAG_IPV4)) {
1053 netif_err(jme, rx_err, jme->dev, "IPv4 Checksum error\n");
1054 return false;
1055 }
1056
1057 return true;
1058}
1059
1060static void
1061jme_alloc_and_feed_skb(struct jme_adapter *jme, int idx)
1062{
1063 struct jme_ring *rxring = &(jme->rxring[0]);
1064 struct rxdesc *rxdesc = rxring->desc;
1065 struct jme_buffer_info *rxbi = rxring->bufinf;
1066 struct sk_buff *skb;
1067 int framesize;
1068
1069 rxdesc += idx;
1070 rxbi += idx;
1071
1072 skb = rxbi->skb;
1073 pci_dma_sync_single_for_cpu(jme->pdev,
1074 rxbi->mapping,
1075 rxbi->len,
1076 PCI_DMA_FROMDEVICE);
1077
1078 if (unlikely(jme_make_new_rx_buf(jme, idx))) {
1079 pci_dma_sync_single_for_device(jme->pdev,
1080 rxbi->mapping,
1081 rxbi->len,
1082 PCI_DMA_FROMDEVICE);
1083
1084 ++(NET_STAT(jme).rx_dropped);
1085 } else {
1086 framesize = le16_to_cpu(rxdesc->descwb.framesize)
1087 - RX_PREPAD_SIZE;
1088
1089 skb_reserve(skb, RX_PREPAD_SIZE);
1090 skb_put(skb, framesize);
1091 skb->protocol = eth_type_trans(skb, jme->dev);
1092
1093 if (jme_rxsum_ok(jme, le16_to_cpu(rxdesc->descwb.flags), skb))
1094 skb->ip_summed = CHECKSUM_UNNECESSARY;
1095 else
1096#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,36)
1097 skb->ip_summed = CHECKSUM_NONE;
1098#else
1099 skb_checksum_none_assert(skb);
1100#endif
1101
1102#ifndef __UNIFY_VLAN_RX_PATH__
1103 if (rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_TAGON)) {
1104 if (jme->vlgrp) {
1105 jme->jme_vlan_rx(skb, jme->vlgrp,
1106 le16_to_cpu(rxdesc->descwb.vlan));
1107 NET_STAT(jme).rx_bytes += 4;
1108 } else {
1109 dev_kfree_skb(skb);
1110 }
1111 } else {
1112 jme->jme_rx(skb);
1113 }
1114#else
1115 if (rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_TAGON)) {
1116 u16 vid = le16_to_cpu(rxdesc->descwb.vlan);
1117
1118 __vlan_hwaccel_put_tag(skb, vid);
1119 NET_STAT(jme).rx_bytes += 4;
1120 }
1121 jme->jme_rx(skb);
1122#endif
1123
1124 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_DEST)) ==
1125 cpu_to_le16(RXWBFLAG_DEST_MUL))
1126 ++(NET_STAT(jme).multicast);
1127
1128 NET_STAT(jme).rx_bytes += framesize;
1129 ++(NET_STAT(jme).rx_packets);
1130 }
1131
1132 jme_set_clean_rxdesc(jme, idx);
1133
1134}
1135
1136static int
1137jme_process_receive(struct jme_adapter *jme, int limit)
1138{
1139 struct jme_ring *rxring = &(jme->rxring[0]);
1140 struct rxdesc *rxdesc = rxring->desc;
1141 int i, j, ccnt, desccnt, mask = jme->rx_ring_mask;
1142
1143 if (unlikely(!atomic_dec_and_test(&jme->rx_cleaning)))
1144 goto out_inc;
1145
1146 if (unlikely(atomic_read(&jme->link_changing) != 1))
1147 goto out_inc;
1148
1149 if (unlikely(!netif_carrier_ok(jme->dev)))
1150 goto out_inc;
1151
1152 i = atomic_read(&rxring->next_to_clean);
1153 while (limit > 0) {
1154 rxdesc = rxring->desc;
1155 rxdesc += i;
1156
1157 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_OWN)) ||
1158 !(rxdesc->descwb.desccnt & RXWBDCNT_WBCPL))
1159 goto out;
1160 --limit;
1161
1162 rmb();
1163 desccnt = rxdesc->descwb.desccnt & RXWBDCNT_DCNT;
1164
1165 if (unlikely(desccnt > 1 ||
1166 rxdesc->descwb.errstat & RXWBERR_ALLERR)) {
1167
1168 if (rxdesc->descwb.errstat & RXWBERR_CRCERR)
1169 ++(NET_STAT(jme).rx_crc_errors);
1170 else if (rxdesc->descwb.errstat & RXWBERR_OVERUN)
1171 ++(NET_STAT(jme).rx_fifo_errors);
1172 else
1173 ++(NET_STAT(jme).rx_errors);
1174
1175 if (desccnt > 1)
1176 limit -= desccnt - 1;
1177
1178 for (j = i, ccnt = desccnt ; ccnt-- ; ) {
1179 jme_set_clean_rxdesc(jme, j);
1180 j = (j + 1) & (mask);
1181 }
1182
1183 } else {
1184 jme_alloc_and_feed_skb(jme, i);
1185 }
1186
1187 i = (i + desccnt) & (mask);
1188 }
1189
1190out:
1191 atomic_set(&rxring->next_to_clean, i);
1192
1193out_inc:
1194 atomic_inc(&jme->rx_cleaning);
1195
1196 return limit > 0 ? limit : 0;
1197
1198}
1199
1200static void
1201jme_attempt_pcc(struct dynpcc_info *dpi, int atmp)
1202{
1203 if (likely(atmp == dpi->cur)) {
1204 dpi->cnt = 0;
1205 return;
1206 }
1207
1208 if (dpi->attempt == atmp) {
1209 ++(dpi->cnt);
1210 } else {
1211 dpi->attempt = atmp;
1212 dpi->cnt = 0;
1213 }
1214
1215}
1216
1217static void
1218jme_dynamic_pcc(struct jme_adapter *jme)
1219{
1220 register struct dynpcc_info *dpi = &(jme->dpi);
1221
1222 if ((NET_STAT(jme).rx_bytes - dpi->last_bytes) > PCC_P3_THRESHOLD)
1223 jme_attempt_pcc(dpi, PCC_P3);
1224 else if ((NET_STAT(jme).rx_packets - dpi->last_pkts) > PCC_P2_THRESHOLD ||
1225 dpi->intr_cnt > PCC_INTR_THRESHOLD)
1226 jme_attempt_pcc(dpi, PCC_P2);
1227 else
1228 jme_attempt_pcc(dpi, PCC_P1);
1229
1230 if (unlikely(dpi->attempt != dpi->cur && dpi->cnt > 5)) {
1231 if (dpi->attempt < dpi->cur)
1232 tasklet_schedule(&jme->rxclean_task);
1233 jme_set_rx_pcc(jme, dpi->attempt);
1234 dpi->cur = dpi->attempt;
1235 dpi->cnt = 0;
1236 }
1237}
1238
1239static void
1240jme_start_pcc_timer(struct jme_adapter *jme)
1241{
1242 struct dynpcc_info *dpi = &(jme->dpi);
1243 dpi->last_bytes = NET_STAT(jme).rx_bytes;
1244 dpi->last_pkts = NET_STAT(jme).rx_packets;
1245 dpi->intr_cnt = 0;
1246 jwrite32(jme, JME_TMCSR,
1247 TMCSR_EN | ((0xFFFFFF - PCC_INTERVAL_US) & TMCSR_CNT));
1248}
1249
1250static inline void
1251jme_stop_pcc_timer(struct jme_adapter *jme)
1252{
1253 jwrite32(jme, JME_TMCSR, 0);
1254}
1255
1256static void
1257jme_shutdown_nic(struct jme_adapter *jme)
1258{
1259 u32 phylink;
1260
1261 phylink = jme_linkstat_from_phy(jme);
1262
1263 if (!(phylink & PHY_LINK_UP)) {
1264 /*
1265 * Disable all interrupt before issue timer
1266 */
1267 jme_stop_irq(jme);
1268 jwrite32(jme, JME_TIMER2, TMCSR_EN | 0xFFFFFE);
1269 }
1270}
1271
1272static void
1273jme_pcc_tasklet(unsigned long arg)
1274{
1275 struct jme_adapter *jme = (struct jme_adapter *)arg;
1276 struct net_device *netdev = jme->dev;
1277
1278 if (unlikely(test_bit(JME_FLAG_SHUTDOWN, &jme->flags))) {
1279 jme_shutdown_nic(jme);
1280 return;
1281 }
1282
1283 if (unlikely(!netif_carrier_ok(netdev) ||
1284 (atomic_read(&jme->link_changing) != 1)
1285 )) {
1286 jme_stop_pcc_timer(jme);
1287 return;
1288 }
1289
1290 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
1291 jme_dynamic_pcc(jme);
1292
1293 jme_start_pcc_timer(jme);
1294}
1295
1296static inline void
1297jme_polling_mode(struct jme_adapter *jme)
1298{
1299 jme_set_rx_pcc(jme, PCC_OFF);
1300}
1301
1302static inline void
1303jme_interrupt_mode(struct jme_adapter *jme)
1304{
1305 jme_set_rx_pcc(jme, PCC_P1);
1306}
1307
1308static inline int
1309jme_pseudo_hotplug_enabled(struct jme_adapter *jme)
1310{
1311 u32 apmc;
1312 apmc = jread32(jme, JME_APMC);
1313 return apmc & JME_APMC_PSEUDO_HP_EN;
1314}
1315
1316static void
1317jme_start_shutdown_timer(struct jme_adapter *jme)
1318{
1319 u32 apmc;
1320
1321 apmc = jread32(jme, JME_APMC) | JME_APMC_PCIE_SD_EN;
1322 apmc &= ~JME_APMC_EPIEN_CTRL;
1323 if (!no_extplug) {
1324 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_EN);
1325 wmb();
1326 }
1327 jwrite32f(jme, JME_APMC, apmc);
1328
1329 jwrite32f(jme, JME_TIMER2, 0);
1330 set_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1331 jwrite32(jme, JME_TMCSR,
1332 TMCSR_EN | ((0xFFFFFF - APMC_PHP_SHUTDOWN_DELAY) & TMCSR_CNT));
1333}
1334
1335static void
1336jme_stop_shutdown_timer(struct jme_adapter *jme)
1337{
1338 u32 apmc;
1339
1340 jwrite32f(jme, JME_TMCSR, 0);
1341 jwrite32f(jme, JME_TIMER2, 0);
1342 clear_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1343
1344 apmc = jread32(jme, JME_APMC);
1345 apmc &= ~(JME_APMC_PCIE_SD_EN | JME_APMC_EPIEN_CTRL);
1346 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_DIS);
1347 wmb();
1348 jwrite32f(jme, JME_APMC, apmc);
1349}
1350
1351static void
1352jme_link_change_tasklet(unsigned long arg)
1353{
1354 struct jme_adapter *jme = (struct jme_adapter *)arg;
1355 struct net_device *netdev = jme->dev;
1356 int rc;
1357
1358 while (!atomic_dec_and_test(&jme->link_changing)) {
1359 atomic_inc(&jme->link_changing);
1360 netif_info(jme, intr, jme->dev, "Get link change lock failed\n");
1361 while (atomic_read(&jme->link_changing) != 1)
1362 netif_info(jme, intr, jme->dev, "Waiting link change lock\n");
1363 }
1364
1365 if (jme_check_link(netdev, 1) && jme->old_mtu == netdev->mtu)
1366 goto out;
1367
1368 jme->old_mtu = netdev->mtu;
1369 netif_stop_queue(netdev);
1370 if (jme_pseudo_hotplug_enabled(jme))
1371 jme_stop_shutdown_timer(jme);
1372
1373 jme_stop_pcc_timer(jme);
1374 tasklet_disable(&jme->txclean_task);
1375 tasklet_disable(&jme->rxclean_task);
1376 tasklet_disable(&jme->rxempty_task);
1377
1378 if (netif_carrier_ok(netdev)) {
1379 jme_disable_rx_engine(jme);
1380 jme_disable_tx_engine(jme);
1381 jme_reset_mac_processor(jme);
1382 jme_free_rx_resources(jme);
1383 jme_free_tx_resources(jme);
1384
1385 if (test_bit(JME_FLAG_POLL, &jme->flags))
1386 jme_polling_mode(jme);
1387
1388 netif_carrier_off(netdev);
1389 }
1390
1391 jme_check_link(netdev, 0);
1392 if (netif_carrier_ok(netdev)) {
1393 rc = jme_setup_rx_resources(jme);
1394 if (rc) {
1395 pr_err("Allocating resources for RX error, Device STOPPED!\n");
1396 goto out_enable_tasklet;
1397 }
1398
1399 rc = jme_setup_tx_resources(jme);
1400 if (rc) {
1401 pr_err("Allocating resources for TX error, Device STOPPED!\n");
1402 goto err_out_free_rx_resources;
1403 }
1404
1405 jme_enable_rx_engine(jme);
1406 jme_enable_tx_engine(jme);
1407
1408 netif_start_queue(netdev);
1409
1410 if (test_bit(JME_FLAG_POLL, &jme->flags))
1411 jme_interrupt_mode(jme);
1412
1413 jme_start_pcc_timer(jme);
1414 } else if (jme_pseudo_hotplug_enabled(jme)) {
1415 jme_start_shutdown_timer(jme);
1416 }
1417
1418 goto out_enable_tasklet;
1419
1420err_out_free_rx_resources:
1421 jme_free_rx_resources(jme);
1422out_enable_tasklet:
1423 tasklet_enable(&jme->txclean_task);
1424 tasklet_hi_enable(&jme->rxclean_task);
1425 tasklet_hi_enable(&jme->rxempty_task);
1426out:
1427 atomic_inc(&jme->link_changing);
1428}
1429
1430static void
1431jme_rx_clean_tasklet(unsigned long arg)
1432{
1433 struct jme_adapter *jme = (struct jme_adapter *)arg;
1434 struct dynpcc_info *dpi = &(jme->dpi);
1435
1436 jme_process_receive(jme, jme->rx_ring_size);
1437 ++(dpi->intr_cnt);
1438
1439}
1440
1441static int
1442jme_poll(JME_NAPI_HOLDER(holder), JME_NAPI_WEIGHT(budget))
1443{
1444 struct jme_adapter *jme = jme_napi_priv(holder);
1445 DECLARE_NETDEV
1446 int rest;
1447
1448 rest = jme_process_receive(jme, JME_NAPI_WEIGHT_VAL(budget));
1449
1450 while (atomic_read(&jme->rx_empty) > 0) {
1451 atomic_dec(&jme->rx_empty);
1452 ++(NET_STAT(jme).rx_dropped);
1453 jme_restart_rx_engine(jme);
1454 }
1455 atomic_inc(&jme->rx_empty);
1456
1457 if (rest) {
1458 JME_RX_COMPLETE(netdev, holder);
1459 jme_interrupt_mode(jme);
1460 }
1461
1462 JME_NAPI_WEIGHT_SET(budget, rest);
1463 return JME_NAPI_WEIGHT_VAL(budget) - rest;
1464}
1465
1466static void
1467jme_rx_empty_tasklet(unsigned long arg)
1468{
1469 struct jme_adapter *jme = (struct jme_adapter *)arg;
1470
1471 if (unlikely(atomic_read(&jme->link_changing) != 1))
1472 return;
1473
1474 if (unlikely(!netif_carrier_ok(jme->dev)))
1475 return;
1476
1477 netif_info(jme, rx_status, jme->dev, "RX Queue Full!\n");
1478
1479 jme_rx_clean_tasklet(arg);
1480
1481 while (atomic_read(&jme->rx_empty) > 0) {
1482 atomic_dec(&jme->rx_empty);
1483 ++(NET_STAT(jme).rx_dropped);
1484 jme_restart_rx_engine(jme);
1485 }
1486 atomic_inc(&jme->rx_empty);
1487}
1488
1489static void
1490jme_wake_queue_if_stopped(struct jme_adapter *jme)
1491{
1492 struct jme_ring *txring = &(jme->txring[0]);
1493
1494 smp_wmb();
1495 if (unlikely(netif_queue_stopped(jme->dev) &&
1496 atomic_read(&txring->nr_free) >= (jme->tx_wake_threshold))) {
1497 netif_info(jme, tx_done, jme->dev, "TX Queue Waked\n");
1498 netif_wake_queue(jme->dev);
1499 }
1500
1501}
1502
1503static void
1504jme_tx_clean_tasklet(unsigned long arg)
1505{
1506 struct jme_adapter *jme = (struct jme_adapter *)arg;
1507 struct jme_ring *txring = &(jme->txring[0]);
1508 struct txdesc *txdesc = txring->desc;
1509 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi, *ttxbi;
1510 int i, j, cnt = 0, max, err, mask;
1511
1512 tx_dbg(jme, "Into txclean\n");
1513
1514 if (unlikely(!atomic_dec_and_test(&jme->tx_cleaning)))
1515 goto out;
1516
1517 if (unlikely(atomic_read(&jme->link_changing) != 1))
1518 goto out;
1519
1520 if (unlikely(!netif_carrier_ok(jme->dev)))
1521 goto out;
1522
1523 max = jme->tx_ring_size - atomic_read(&txring->nr_free);
1524 mask = jme->tx_ring_mask;
1525
1526 for (i = atomic_read(&txring->next_to_clean) ; cnt < max ; ) {
1527
1528 ctxbi = txbi + i;
1529
1530 if (likely(ctxbi->skb &&
1531 !(txdesc[i].descwb.flags & TXWBFLAG_OWN))) {
1532
1533 tx_dbg(jme, "txclean: %d+%d@%lu\n",
1534 i, ctxbi->nr_desc, jiffies);
1535
1536 err = txdesc[i].descwb.flags & TXWBFLAG_ALLERR;
1537
1538 for (j = 1 ; j < ctxbi->nr_desc ; ++j) {
1539 ttxbi = txbi + ((i + j) & (mask));
1540 txdesc[(i + j) & (mask)].dw[0] = 0;
1541
1542 pci_unmap_page(jme->pdev,
1543 ttxbi->mapping,
1544 ttxbi->len,
1545 PCI_DMA_TODEVICE);
1546
1547 ttxbi->mapping = 0;
1548 ttxbi->len = 0;
1549 }
1550
1551 dev_kfree_skb(ctxbi->skb);
1552
1553 cnt += ctxbi->nr_desc;
1554
1555 if (unlikely(err)) {
1556 ++(NET_STAT(jme).tx_carrier_errors);
1557 } else {
1558 ++(NET_STAT(jme).tx_packets);
1559 NET_STAT(jme).tx_bytes += ctxbi->len;
1560 }
1561
1562 ctxbi->skb = NULL;
1563 ctxbi->len = 0;
1564 ctxbi->start_xmit = 0;
1565
1566 } else {
1567 break;
1568 }
1569
1570 i = (i + ctxbi->nr_desc) & mask;
1571
1572 ctxbi->nr_desc = 0;
1573 }
1574
1575 tx_dbg(jme, "txclean: done %d@%lu\n", i, jiffies);
1576 atomic_set(&txring->next_to_clean, i);
1577 atomic_add(cnt, &txring->nr_free);
1578
1579 jme_wake_queue_if_stopped(jme);
1580
1581out:
1582 atomic_inc(&jme->tx_cleaning);
1583}
1584
1585static void
1586jme_intr_msi(struct jme_adapter *jme, u32 intrstat)
1587{
1588 /*
1589 * Disable interrupt
1590 */
1591 jwrite32f(jme, JME_IENC, INTR_ENABLE);
1592
1593 if (intrstat & (INTR_LINKCH | INTR_SWINTR)) {
1594 /*
1595 * Link change event is critical
1596 * all other events are ignored
1597 */
1598 jwrite32(jme, JME_IEVE, intrstat);
1599 tasklet_schedule(&jme->linkch_task);
1600 goto out_reenable;
1601 }
1602
1603 if (intrstat & INTR_TMINTR) {
1604 jwrite32(jme, JME_IEVE, INTR_TMINTR);
1605 tasklet_schedule(&jme->pcc_task);
1606 }
1607
1608 if (intrstat & (INTR_PCCTXTO | INTR_PCCTX)) {
1609 jwrite32(jme, JME_IEVE, INTR_PCCTXTO | INTR_PCCTX | INTR_TX0);
1610 tasklet_schedule(&jme->txclean_task);
1611 }
1612
1613 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1614 jwrite32(jme, JME_IEVE, (intrstat & (INTR_PCCRX0TO |
1615 INTR_PCCRX0 |
1616 INTR_RX0EMP)) |
1617 INTR_RX0);
1618 }
1619
1620 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
1621 if (intrstat & INTR_RX0EMP)
1622 atomic_inc(&jme->rx_empty);
1623
1624 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1625 if (likely(JME_RX_SCHEDULE_PREP(jme))) {
1626 jme_polling_mode(jme);
1627 JME_RX_SCHEDULE(jme);
1628 }
1629 }
1630 } else {
1631 if (intrstat & INTR_RX0EMP) {
1632 atomic_inc(&jme->rx_empty);
1633 tasklet_hi_schedule(&jme->rxempty_task);
1634 } else if (intrstat & (INTR_PCCRX0TO | INTR_PCCRX0)) {
1635 tasklet_hi_schedule(&jme->rxclean_task);
1636 }
1637 }
1638
1639out_reenable:
1640 /*
1641 * Re-enable interrupt
1642 */
1643 jwrite32f(jme, JME_IENS, INTR_ENABLE);
1644}
1645
1646#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,18)
1647static irqreturn_t
1648jme_intr(int irq, void *dev_id, struct pt_regs *regs)
1649#else
1650static irqreturn_t
1651jme_intr(int irq, void *dev_id)
1652#endif
1653{
1654 struct net_device *netdev = dev_id;
1655 struct jme_adapter *jme = netdev_priv(netdev);
1656 u32 intrstat;
1657
1658 intrstat = jread32(jme, JME_IEVE);
1659
1660 /*
1661 * Check if it's really an interrupt for us
1662 */
1663 if (unlikely((intrstat & INTR_ENABLE) == 0))
1664 return IRQ_NONE;
1665
1666 /*
1667 * Check if the device still exist
1668 */
1669 if (unlikely(intrstat == ~((typeof(intrstat))0)))
1670 return IRQ_NONE;
1671
1672 jme_intr_msi(jme, intrstat);
1673
1674 return IRQ_HANDLED;
1675}
1676
1677#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,18)
1678static irqreturn_t
1679jme_msi(int irq, void *dev_id, struct pt_regs *regs)
1680#else
1681static irqreturn_t
1682jme_msi(int irq, void *dev_id)
1683#endif
1684{
1685 struct net_device *netdev = dev_id;
1686 struct jme_adapter *jme = netdev_priv(netdev);
1687 u32 intrstat;
1688
1689 intrstat = jread32(jme, JME_IEVE);
1690
1691 jme_intr_msi(jme, intrstat);
1692
1693 return IRQ_HANDLED;
1694}
1695
1696static void
1697jme_reset_link(struct jme_adapter *jme)
1698{
1699 jwrite32(jme, JME_TMCSR, TMCSR_SWIT);
1700}
1701
1702static void
1703jme_restart_an(struct jme_adapter *jme)
1704{
1705 u32 bmcr;
1706
1707 spin_lock_bh(&jme->phy_lock);
1708 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1709 bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART);
1710 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1711 spin_unlock_bh(&jme->phy_lock);
1712}
1713
1714static int
1715jme_request_irq(struct jme_adapter *jme)
1716{
1717 int rc;
1718 struct net_device *netdev = jme->dev;
1719#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,18)
1720 irqreturn_t (*handler)(int, void *, struct pt_regs *) = jme_intr;
1721 int irq_flags = SA_SHIRQ;
1722#else
1723 irq_handler_t handler = jme_intr;
1724 int irq_flags = IRQF_SHARED;
1725#endif
1726
1727 if (!pci_enable_msi(jme->pdev)) {
1728 set_bit(JME_FLAG_MSI, &jme->flags);
1729 handler = jme_msi;
1730 irq_flags = 0;
1731 }
1732
1733 rc = request_irq(jme->pdev->irq, handler, irq_flags, netdev->name,
1734 netdev);
1735 if (rc) {
1736 netdev_err(netdev,
1737 "Unable to request %s interrupt (return: %d)\n",
1738 test_bit(JME_FLAG_MSI, &jme->flags) ? "MSI" : "INTx",
1739 rc);
1740
1741 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1742 pci_disable_msi(jme->pdev);
1743 clear_bit(JME_FLAG_MSI, &jme->flags);
1744 }
1745 } else {
1746 netdev->irq = jme->pdev->irq;
1747 }
1748
1749 return rc;
1750}
1751
1752static void
1753jme_free_irq(struct jme_adapter *jme)
1754{
1755 free_irq(jme->pdev->irq, jme->dev);
1756 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1757 pci_disable_msi(jme->pdev);
1758 clear_bit(JME_FLAG_MSI, &jme->flags);
1759 jme->dev->irq = jme->pdev->irq;
1760 }
1761}
1762
1763static inline void
1764jme_new_phy_on(struct jme_adapter *jme)
1765{
1766 u32 reg;
1767
1768 reg = jread32(jme, JME_PHY_PWR);
1769 reg &= ~(PHY_PWR_DWN1SEL | PHY_PWR_DWN1SW |
1770 PHY_PWR_DWN2 | PHY_PWR_CLKSEL);
1771 jwrite32(jme, JME_PHY_PWR, reg);
1772
1773 pci_read_config_dword(jme->pdev, PCI_PRIV_PE1, &reg);
1774 reg &= ~PE1_GPREG0_PBG;
1775 reg |= PE1_GPREG0_ENBG;
1776 pci_write_config_dword(jme->pdev, PCI_PRIV_PE1, reg);
1777}
1778
1779static inline void
1780jme_new_phy_off(struct jme_adapter *jme)
1781{
1782 u32 reg;
1783
1784 reg = jread32(jme, JME_PHY_PWR);
1785 reg |= PHY_PWR_DWN1SEL | PHY_PWR_DWN1SW |
1786 PHY_PWR_DWN2 | PHY_PWR_CLKSEL;
1787 jwrite32(jme, JME_PHY_PWR, reg);
1788
1789 pci_read_config_dword(jme->pdev, PCI_PRIV_PE1, &reg);
1790 reg &= ~PE1_GPREG0_PBG;
1791 reg |= PE1_GPREG0_PDD3COLD;
1792 pci_write_config_dword(jme->pdev, PCI_PRIV_PE1, reg);
1793}
1794
1795static inline void
1796jme_phy_on(struct jme_adapter *jme)
1797{
1798 u32 bmcr;
1799
1800 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1801 bmcr &= ~BMCR_PDOWN;
1802 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1803
1804 if (new_phy_power_ctrl(jme->chip_main_rev))
1805 jme_new_phy_on(jme);
1806}
1807
1808static inline void
1809jme_phy_off(struct jme_adapter *jme)
1810{
1811 u32 bmcr;
1812
1813 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1814 bmcr |= BMCR_PDOWN;
1815 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
1816
1817 if (new_phy_power_ctrl(jme->chip_main_rev))
1818 jme_new_phy_off(jme);
1819}
1820
1821static int
1822jme_open(struct net_device *netdev)
1823{
1824 struct jme_adapter *jme = netdev_priv(netdev);
1825 int rc;
1826
1827 jme_clear_pm(jme);
1828 JME_NAPI_ENABLE(jme);
1829
1830 tasklet_enable(&jme->linkch_task);
1831 tasklet_enable(&jme->txclean_task);
1832 tasklet_hi_enable(&jme->rxclean_task);
1833 tasklet_hi_enable(&jme->rxempty_task);
1834
1835 rc = jme_request_irq(jme);
1836 if (rc)
1837 goto err_out;
1838
1839 jme_start_irq(jme);
1840
1841 jme_phy_on(jme);
1842 if (test_bit(JME_FLAG_SSET, &jme->flags))
1843 jme_set_settings(netdev, &jme->old_ecmd);
1844 else
1845 jme_reset_phy_processor(jme);
1846
1847 jme_reset_link(jme);
1848
1849 return 0;
1850
1851err_out:
1852 netif_stop_queue(netdev);
1853 netif_carrier_off(netdev);
1854 return rc;
1855}
1856
1857static void
1858jme_set_100m_half(struct jme_adapter *jme)
1859{
1860 u32 bmcr, tmp;
1861
1862 jme_phy_on(jme);
1863 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1864 tmp = bmcr & ~(BMCR_ANENABLE | BMCR_SPEED100 |
1865 BMCR_SPEED1000 | BMCR_FULLDPLX);
1866 tmp |= BMCR_SPEED100;
1867
1868 if (bmcr != tmp)
1869 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, tmp);
1870
1871 if (jme->fpgaver)
1872 jwrite32(jme, JME_GHC, GHC_SPEED_100M | GHC_LINK_POLL);
1873 else
1874 jwrite32(jme, JME_GHC, GHC_SPEED_100M);
1875}
1876
1877#define JME_WAIT_LINK_TIME 2000 /* 2000ms */
1878static void
1879jme_wait_link(struct jme_adapter *jme)
1880{
1881 u32 phylink, to = JME_WAIT_LINK_TIME;
1882
1883 mdelay(1000);
1884 phylink = jme_linkstat_from_phy(jme);
1885 while (!(phylink & PHY_LINK_UP) && (to -= 10) > 0) {
1886 mdelay(10);
1887 phylink = jme_linkstat_from_phy(jme);
1888 }
1889}
1890
1891static void
1892jme_powersave_phy(struct jme_adapter *jme)
1893{
1894 if (jme->reg_pmcs) {
1895 jme_set_100m_half(jme);
1896 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
1897 jme_wait_link(jme);
1898 jme_clear_pm(jme);
1899 } else {
1900 jme_phy_off(jme);
1901 }
1902}
1903
1904static int
1905jme_close(struct net_device *netdev)
1906{
1907 struct jme_adapter *jme = netdev_priv(netdev);
1908
1909 netif_stop_queue(netdev);
1910 netif_carrier_off(netdev);
1911
1912 jme_stop_irq(jme);
1913 jme_free_irq(jme);
1914
1915 JME_NAPI_DISABLE(jme);
1916
1917 tasklet_disable(&jme->linkch_task);
1918 tasklet_disable(&jme->txclean_task);
1919 tasklet_disable(&jme->rxclean_task);
1920 tasklet_disable(&jme->rxempty_task);
1921
1922 jme_disable_rx_engine(jme);
1923 jme_disable_tx_engine(jme);
1924 jme_reset_mac_processor(jme);
1925 jme_free_rx_resources(jme);
1926 jme_free_tx_resources(jme);
1927 jme->phylink = 0;
1928 jme_phy_off(jme);
1929
1930 return 0;
1931}
1932
1933static int
1934jme_alloc_txdesc(struct jme_adapter *jme,
1935 struct sk_buff *skb)
1936{
1937 struct jme_ring *txring = &(jme->txring[0]);
1938 int idx, nr_alloc, mask = jme->tx_ring_mask;
1939
1940 idx = txring->next_to_use;
1941 nr_alloc = skb_shinfo(skb)->nr_frags + 2;
1942
1943 if (unlikely(atomic_read(&txring->nr_free) < nr_alloc))
1944 return -1;
1945
1946 atomic_sub(nr_alloc, &txring->nr_free);
1947
1948 txring->next_to_use = (txring->next_to_use + nr_alloc) & mask;
1949
1950 return idx;
1951}
1952
1953static void
1954jme_fill_tx_map(struct pci_dev *pdev,
1955 struct txdesc *txdesc,
1956 struct jme_buffer_info *txbi,
1957 struct page *page,
1958 u32 page_offset,
1959 u32 len,
1960 u8 hidma)
1961{
1962 dma_addr_t dmaaddr;
1963
1964 dmaaddr = pci_map_page(pdev,
1965 page,
1966 page_offset,
1967 len,
1968 PCI_DMA_TODEVICE);
1969
1970 pci_dma_sync_single_for_device(pdev,
1971 dmaaddr,
1972 len,
1973 PCI_DMA_TODEVICE);
1974
1975 txdesc->dw[0] = 0;
1976 txdesc->dw[1] = 0;
1977 txdesc->desc2.flags = TXFLAG_OWN;
1978 txdesc->desc2.flags |= (hidma) ? TXFLAG_64BIT : 0;
1979 txdesc->desc2.datalen = cpu_to_le16(len);
1980 txdesc->desc2.bufaddrh = cpu_to_le32((__u64)dmaaddr >> 32);
1981 txdesc->desc2.bufaddrl = cpu_to_le32(
1982 (__u64)dmaaddr & 0xFFFFFFFFUL);
1983
1984 txbi->mapping = dmaaddr;
1985 txbi->len = len;
1986}
1987
1988static void
1989jme_map_tx_skb(struct jme_adapter *jme, struct sk_buff *skb, int idx)
1990{
1991 struct jme_ring *txring = &(jme->txring[0]);
1992 struct txdesc *txdesc = txring->desc, *ctxdesc;
1993 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi;
1994 u8 hidma = jme->dev->features & NETIF_F_HIGHDMA;
1995 int i, nr_frags = skb_shinfo(skb)->nr_frags;
1996 int mask = jme->tx_ring_mask;
1997 const struct skb_frag_struct *frag;
1998 u32 len;
1999
2000 for (i = 0 ; i < nr_frags ; ++i) {
2001 frag = &skb_shinfo(skb)->frags[i];
2002 ctxdesc = txdesc + ((idx + i + 2) & (mask));
2003 ctxbi = txbi + ((idx + i + 2) & (mask));
2004
2005#ifndef __USE_SKB_FRAG_API__
2006 jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi, frag->page,
2007 frag->page_offset, frag->size, hidma);
2008#else
2009 jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi,
2010 skb_frag_page(frag),
2011 frag->page_offset, skb_frag_size(frag), hidma);
2012#endif
2013 }
2014
2015 len = skb_is_nonlinear(skb) ? skb_headlen(skb) : skb->len;
2016 ctxdesc = txdesc + ((idx + 1) & (mask));
2017 ctxbi = txbi + ((idx + 1) & (mask));
2018 jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi, virt_to_page(skb->data),
2019 offset_in_page(skb->data), len, hidma);
2020
2021}
2022
2023static int
2024jme_expand_header(struct jme_adapter *jme, struct sk_buff *skb)
2025{
2026 if (unlikely(
2027#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,17)
2028 skb_shinfo(skb)->tso_size
2029#else
2030 skb_shinfo(skb)->gso_size
2031#endif
2032 && skb_header_cloned(skb) &&
2033 pskb_expand_head(skb, 0, 0, GFP_ATOMIC))) {
2034 dev_kfree_skb(skb);
2035 return -1;
2036 }
2037
2038 return 0;
2039}
2040
2041static int
2042jme_tx_tso(struct sk_buff *skb, __le16 *mss, u8 *flags)
2043{
2044#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,17)
2045 *mss = cpu_to_le16(skb_shinfo(skb)->tso_size << TXDESC_MSS_SHIFT);
2046#else
2047 *mss = cpu_to_le16(skb_shinfo(skb)->gso_size << TXDESC_MSS_SHIFT);
2048#endif
2049 if (*mss) {
2050 *flags |= TXFLAG_LSEN;
2051
2052 if (skb->protocol == htons(ETH_P_IP)) {
2053 struct iphdr *iph = ip_hdr(skb);
2054
2055 iph->check = 0;
2056 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
2057 iph->daddr, 0,
2058 IPPROTO_TCP,
2059 0);
2060 } else {
2061 struct ipv6hdr *ip6h = ipv6_hdr(skb);
2062
2063 tcp_hdr(skb)->check = ~csum_ipv6_magic(&ip6h->saddr,
2064 &ip6h->daddr, 0,
2065 IPPROTO_TCP,
2066 0);
2067 }
2068
2069 return 0;
2070 }
2071
2072 return 1;
2073}
2074
2075static void
2076jme_tx_csum(struct jme_adapter *jme, struct sk_buff *skb, u8 *flags)
2077{
2078#ifdef CHECKSUM_PARTIAL
2079 if (skb->ip_summed == CHECKSUM_PARTIAL)
2080#else
2081 if (skb->ip_summed == CHECKSUM_HW)
2082#endif
2083 {
2084 u8 ip_proto;
2085
2086#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,21)
2087 if (skb->protocol == htons(ETH_P_IP))
2088 ip_proto = ip_hdr(skb)->protocol;
2089 else if (skb->protocol == htons(ETH_P_IPV6))
2090 ip_proto = ipv6_hdr(skb)->nexthdr;
2091 else
2092 ip_proto = 0;
2093#else
2094 switch (skb->protocol) {
2095 case htons(ETH_P_IP):
2096 ip_proto = ip_hdr(skb)->protocol;
2097 break;
2098 case htons(ETH_P_IPV6):
2099 ip_proto = ipv6_hdr(skb)->nexthdr;
2100 break;
2101 default:
2102 ip_proto = 0;
2103 break;
2104 }
2105#endif
2106
2107 switch (ip_proto) {
2108 case IPPROTO_TCP:
2109 *flags |= TXFLAG_TCPCS;
2110 break;
2111 case IPPROTO_UDP:
2112 *flags |= TXFLAG_UDPCS;
2113 break;
2114 default:
2115 netif_err(jme, tx_err, jme->dev, "Error upper layer protocol\n");
2116 break;
2117 }
2118 }
2119}
2120
2121static inline void
2122jme_tx_vlan(struct sk_buff *skb, __le16 *vlan, u8 *flags)
2123{
2124 if (vlan_tx_tag_present(skb)) {
2125 *flags |= TXFLAG_TAGON;
2126 *vlan = cpu_to_le16(vlan_tx_tag_get(skb));
2127 }
2128}
2129
2130static int
2131jme_fill_tx_desc(struct jme_adapter *jme, struct sk_buff *skb, int idx)
2132{
2133 struct jme_ring *txring = &(jme->txring[0]);
2134 struct txdesc *txdesc;
2135 struct jme_buffer_info *txbi;
2136 u8 flags;
2137
2138 txdesc = (struct txdesc *)txring->desc + idx;
2139 txbi = txring->bufinf + idx;
2140
2141 txdesc->dw[0] = 0;
2142 txdesc->dw[1] = 0;
2143 txdesc->dw[2] = 0;
2144 txdesc->dw[3] = 0;
2145 txdesc->desc1.pktsize = cpu_to_le16(skb->len);
2146 /*
2147 * Set OWN bit at final.
2148 * When kernel transmit faster than NIC.
2149 * And NIC trying to send this descriptor before we tell
2150 * it to start sending this TX queue.
2151 * Other fields are already filled correctly.
2152 */
2153 wmb();
2154 flags = TXFLAG_OWN | TXFLAG_INT;
2155 /*
2156 * Set checksum flags while not tso
2157 */
2158 if (jme_tx_tso(skb, &txdesc->desc1.mss, &flags))
2159 jme_tx_csum(jme, skb, &flags);
2160 jme_tx_vlan(skb, &txdesc->desc1.vlan, &flags);
2161 jme_map_tx_skb(jme, skb, idx);
2162 txdesc->desc1.flags = flags;
2163 /*
2164 * Set tx buffer info after telling NIC to send
2165 * For better tx_clean timing
2166 */
2167 wmb();
2168 txbi->nr_desc = skb_shinfo(skb)->nr_frags + 2;
2169 txbi->skb = skb;
2170 txbi->len = skb->len;
2171 txbi->start_xmit = jiffies;
2172 if (!txbi->start_xmit)
2173 txbi->start_xmit = (0UL-1);
2174
2175 return 0;
2176}
2177
2178static void
2179jme_stop_queue_if_full(struct jme_adapter *jme)
2180{
2181 struct jme_ring *txring = &(jme->txring[0]);
2182 struct jme_buffer_info *txbi = txring->bufinf;
2183 int idx = atomic_read(&txring->next_to_clean);
2184
2185 txbi += idx;
2186
2187 smp_wmb();
2188 if (unlikely(atomic_read(&txring->nr_free) < (MAX_SKB_FRAGS+2))) {
2189 netif_stop_queue(jme->dev);
2190 netif_info(jme, tx_queued, jme->dev, "TX Queue Paused\n");
2191 smp_wmb();
2192 if (atomic_read(&txring->nr_free)
2193 >= (jme->tx_wake_threshold)) {
2194 netif_wake_queue(jme->dev);
2195 netif_info(jme, tx_queued, jme->dev, "TX Queue Fast Waked\n");
2196 }
2197 }
2198
2199 if (unlikely(txbi->start_xmit &&
2200 (jiffies - txbi->start_xmit) >= TX_TIMEOUT &&
2201 txbi->skb)) {
2202 netif_stop_queue(jme->dev);
2203 netif_info(jme, tx_queued, jme->dev,
2204 "TX Queue Stopped %d@%lu\n", idx, jiffies);
2205 }
2206}
2207
2208/*
2209 * This function is already protected by netif_tx_lock()
2210 */
2211
2212#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,31)
2213static int
2214#else
2215static netdev_tx_t
2216#endif
2217jme_start_xmit(struct sk_buff *skb, struct net_device *netdev)
2218{
2219 struct jme_adapter *jme = netdev_priv(netdev);
2220 int idx;
2221
2222 if (unlikely(jme_expand_header(jme, skb))) {
2223 ++(NET_STAT(jme).tx_dropped);
2224 return NETDEV_TX_OK;
2225 }
2226
2227 idx = jme_alloc_txdesc(jme, skb);
2228
2229 if (unlikely(idx < 0)) {
2230 netif_stop_queue(netdev);
2231 netif_err(jme, tx_err, jme->dev,
2232 "BUG! Tx ring full when queue awake!\n");
2233
2234 return NETDEV_TX_BUSY;
2235 }
2236
2237 jme_fill_tx_desc(jme, skb, idx);
2238
2239 jwrite32(jme, JME_TXCS, jme->reg_txcs |
2240 TXCS_SELECT_QUEUE0 |
2241 TXCS_QUEUE0S |
2242 TXCS_ENABLE);
2243#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,29)
2244 netdev->trans_start = jiffies;
2245#endif
2246
2247 tx_dbg(jme, "xmit: %d+%d@%lu\n",
2248 idx, skb_shinfo(skb)->nr_frags + 2, jiffies);
2249 jme_stop_queue_if_full(jme);
2250
2251 return NETDEV_TX_OK;
2252}
2253
2254static void
2255jme_set_unicastaddr(struct net_device *netdev)
2256{
2257 struct jme_adapter *jme = netdev_priv(netdev);
2258 u32 val;
2259
2260 val = (netdev->dev_addr[3] & 0xff) << 24 |
2261 (netdev->dev_addr[2] & 0xff) << 16 |
2262 (netdev->dev_addr[1] & 0xff) << 8 |
2263 (netdev->dev_addr[0] & 0xff);
2264 jwrite32(jme, JME_RXUMA_LO, val);
2265 val = (netdev->dev_addr[5] & 0xff) << 8 |
2266 (netdev->dev_addr[4] & 0xff);
2267 jwrite32(jme, JME_RXUMA_HI, val);
2268}
2269
2270static int
2271jme_set_macaddr(struct net_device *netdev, void *p)
2272{
2273 struct jme_adapter *jme = netdev_priv(netdev);
2274 struct sockaddr *addr = p;
2275
2276 if (netif_running(netdev))
2277 return -EBUSY;
2278
2279 spin_lock_bh(&jme->macaddr_lock);
2280 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
2281 jme_set_unicastaddr(netdev);
2282 spin_unlock_bh(&jme->macaddr_lock);
2283
2284 return 0;
2285}
2286
2287static void
2288jme_set_multi(struct net_device *netdev)
2289{
2290 struct jme_adapter *jme = netdev_priv(netdev);
2291 u32 mc_hash[2] = {};
2292#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,33)
2293 int i;
2294#endif
2295
2296 spin_lock_bh(&jme->rxmcs_lock);
2297
2298 jme->reg_rxmcs |= RXMCS_BRDFRAME | RXMCS_UNIFRAME;
2299
2300 if (netdev->flags & IFF_PROMISC) {
2301 jme->reg_rxmcs |= RXMCS_ALLFRAME;
2302 } else if (netdev->flags & IFF_ALLMULTI) {
2303 jme->reg_rxmcs |= RXMCS_ALLMULFRAME;
2304 } else if (netdev->flags & IFF_MULTICAST) {
2305#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,34)
2306 struct dev_mc_list *mclist;
2307#else
2308 struct netdev_hw_addr *ha;
2309#endif
2310 int bit_nr;
2311
2312 jme->reg_rxmcs |= RXMCS_MULFRAME | RXMCS_MULFILTERED;
2313#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,33)
2314 for (i = 0, mclist = netdev->mc_list;
2315 mclist && i < netdev->mc_count;
2316 ++i, mclist = mclist->next) {
2317#elif LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,34)
2318 netdev_for_each_mc_addr(mclist, netdev) {
2319#else
2320 netdev_for_each_mc_addr(ha, netdev) {
2321#endif
2322#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,34)
2323 bit_nr = ether_crc(ETH_ALEN, mclist->dmi_addr) & 0x3F;
2324#else
2325 bit_nr = ether_crc(ETH_ALEN, ha->addr) & 0x3F;
2326#endif
2327 mc_hash[bit_nr >> 5] |= 1 << (bit_nr & 0x1F);
2328 }
2329
2330 jwrite32(jme, JME_RXMCHT_LO, mc_hash[0]);
2331 jwrite32(jme, JME_RXMCHT_HI, mc_hash[1]);
2332 }
2333
2334 wmb();
2335 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2336
2337 spin_unlock_bh(&jme->rxmcs_lock);
2338}
2339
2340static int
2341jme_change_mtu(struct net_device *netdev, int new_mtu)
2342{
2343 struct jme_adapter *jme = netdev_priv(netdev);
2344
2345 if (new_mtu == jme->old_mtu)
2346 return 0;
2347
2348 if (((new_mtu + ETH_HLEN) > MAX_ETHERNET_JUMBO_PACKET_SIZE) ||
2349 ((new_mtu) < IPV6_MIN_MTU))
2350 return -EINVAL;
2351
2352 if (new_mtu > 4000) {
2353 jme->reg_rxcs &= ~RXCS_FIFOTHNP;
2354 jme->reg_rxcs |= RXCS_FIFOTHNP_64QW;
2355 jme_restart_rx_engine(jme);
2356 } else {
2357 jme->reg_rxcs &= ~RXCS_FIFOTHNP;
2358 jme->reg_rxcs |= RXCS_FIFOTHNP_128QW;
2359 jme_restart_rx_engine(jme);
2360 }
2361
2362#ifndef __USE_NDO_FIX_FEATURES__
2363 if (new_mtu > 1900) {
2364 netdev->features &= ~(NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM |
2365 NETIF_F_TSO | NETIF_F_TSO6);
2366 } else {
2367 if (test_bit(JME_FLAG_TXCSUM, &jme->flags))
2368 netdev->features |= NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM;
2369 if (test_bit(JME_FLAG_TSO, &jme->flags))
2370 netdev->features |= NETIF_F_TSO | NETIF_F_TSO6;
2371 }
2372#endif
2373
2374 netdev->mtu = new_mtu;
2375#ifdef __USE_NDO_FIX_FEATURES__
2376 netdev_update_features(netdev);
2377#endif
2378 jme_reset_link(jme);
2379
2380 return 0;
2381}
2382
2383static void
2384jme_tx_timeout(struct net_device *netdev)
2385{
2386 struct jme_adapter *jme = netdev_priv(netdev);
2387
2388 jme->phylink = 0;
2389 jme_reset_phy_processor(jme);
2390 if (test_bit(JME_FLAG_SSET, &jme->flags))
2391 jme_set_settings(netdev, &jme->old_ecmd);
2392
2393 /*
2394 * Force to Reset the link again
2395 */
2396 jme_reset_link(jme);
2397}
2398
2399static inline void jme_pause_rx(struct jme_adapter *jme)
2400{
2401 atomic_dec(&jme->link_changing);
2402
2403 jme_set_rx_pcc(jme, PCC_OFF);
2404 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
2405 JME_NAPI_DISABLE(jme);
2406 } else {
2407 tasklet_disable(&jme->rxclean_task);
2408 tasklet_disable(&jme->rxempty_task);
2409 }
2410}
2411
2412static inline void jme_resume_rx(struct jme_adapter *jme)
2413{
2414 struct dynpcc_info *dpi = &(jme->dpi);
2415
2416 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
2417 JME_NAPI_ENABLE(jme);
2418 } else {
2419 tasklet_hi_enable(&jme->rxclean_task);
2420 tasklet_hi_enable(&jme->rxempty_task);
2421 }
2422 dpi->cur = PCC_P1;
2423 dpi->attempt = PCC_P1;
2424 dpi->cnt = 0;
2425 jme_set_rx_pcc(jme, PCC_P1);
2426
2427 atomic_inc(&jme->link_changing);
2428}
2429
2430#ifndef __UNIFY_VLAN_RX_PATH__
2431static void
2432jme_vlan_rx_register(struct net_device *netdev, struct vlan_group *grp)
2433{
2434 struct jme_adapter *jme = netdev_priv(netdev);
2435
2436 jme_pause_rx(jme);
2437 jme->vlgrp = grp;
2438 jme_resume_rx(jme);
2439}
2440#endif
2441
2442#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,21)
2443static void
2444jme_vlan_rx_kill_vid(struct net_device *netdev, unsigned short vid)
2445{
2446 struct jme_adapter *jme = netdev_priv(netdev);
2447
2448 if(jme->vlgrp) {
2449 jme_pause_rx(jme);
2450#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,20)
2451 jme->vlgrp->vlan_devices[vid] = NULL;
2452#else
2453 vlan_group_set_device(jme->vlgrp, vid, NULL);
2454#endif
2455 jme_resume_rx(jme);
2456 }
2457}
2458#endif
2459
2460static void
2461jme_get_drvinfo(struct net_device *netdev,
2462 struct ethtool_drvinfo *info)
2463{
2464 struct jme_adapter *jme = netdev_priv(netdev);
2465
2466 strlcpy(info->driver, DRV_NAME, sizeof(info->driver));
2467 strlcpy(info->version, DRV_VERSION, sizeof(info->version));
2468 strlcpy(info->bus_info, pci_name(jme->pdev), sizeof(info->bus_info));
2469}
2470
2471static int
2472jme_get_regs_len(struct net_device *netdev)
2473{
2474 return JME_REG_LEN;
2475}
2476
2477static void
2478mmapio_memcpy(struct jme_adapter *jme, u32 *p, u32 reg, int len)
2479{
2480 int i;
2481
2482 for (i = 0 ; i < len ; i += 4)
2483 p[i >> 2] = jread32(jme, reg + i);
2484}
2485
2486static void
2487mdio_memcpy(struct jme_adapter *jme, u32 *p, int reg_nr)
2488{
2489 int i;
2490 u16 *p16 = (u16 *)p;
2491
2492 for (i = 0 ; i < reg_nr ; ++i)
2493 p16[i] = jme_mdio_read(jme->dev, jme->mii_if.phy_id, i);
2494}
2495
2496static void
2497jme_get_regs(struct net_device *netdev, struct ethtool_regs *regs, void *p)
2498{
2499 struct jme_adapter *jme = netdev_priv(netdev);
2500 u32 *p32 = (u32 *)p;
2501
2502 memset(p, 0xFF, JME_REG_LEN);
2503
2504 regs->version = 1;
2505 mmapio_memcpy(jme, p32, JME_MAC, JME_MAC_LEN);
2506
2507 p32 += 0x100 >> 2;
2508 mmapio_memcpy(jme, p32, JME_PHY, JME_PHY_LEN);
2509
2510 p32 += 0x100 >> 2;
2511 mmapio_memcpy(jme, p32, JME_MISC, JME_MISC_LEN);
2512
2513 p32 += 0x100 >> 2;
2514 mmapio_memcpy(jme, p32, JME_RSS, JME_RSS_LEN);
2515
2516 p32 += 0x100 >> 2;
2517 mdio_memcpy(jme, p32, JME_PHY_REG_NR);
2518}
2519
2520static int
2521jme_get_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2522{
2523 struct jme_adapter *jme = netdev_priv(netdev);
2524
2525 ecmd->tx_coalesce_usecs = PCC_TX_TO;
2526 ecmd->tx_max_coalesced_frames = PCC_TX_CNT;
2527
2528 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
2529 ecmd->use_adaptive_rx_coalesce = false;
2530 ecmd->rx_coalesce_usecs = 0;
2531 ecmd->rx_max_coalesced_frames = 0;
2532 return 0;
2533 }
2534
2535 ecmd->use_adaptive_rx_coalesce = true;
2536
2537 switch (jme->dpi.cur) {
2538 case PCC_P1:
2539 ecmd->rx_coalesce_usecs = PCC_P1_TO;
2540 ecmd->rx_max_coalesced_frames = PCC_P1_CNT;
2541 break;
2542 case PCC_P2:
2543 ecmd->rx_coalesce_usecs = PCC_P2_TO;
2544 ecmd->rx_max_coalesced_frames = PCC_P2_CNT;
2545 break;
2546 case PCC_P3:
2547 ecmd->rx_coalesce_usecs = PCC_P3_TO;
2548 ecmd->rx_max_coalesced_frames = PCC_P3_CNT;
2549 break;
2550 default:
2551 break;
2552 }
2553
2554 return 0;
2555}
2556
2557static int
2558jme_set_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2559{
2560 struct jme_adapter *jme = netdev_priv(netdev);
2561 struct dynpcc_info *dpi = &(jme->dpi);
2562
2563 if (netif_running(netdev))
2564 return -EBUSY;
2565
2566 if (ecmd->use_adaptive_rx_coalesce &&
2567 test_bit(JME_FLAG_POLL, &jme->flags)) {
2568 clear_bit(JME_FLAG_POLL, &jme->flags);
2569 jme->jme_rx = netif_rx;
2570#ifndef __UNIFY_VLAN_RX_PATH__
2571 jme->jme_vlan_rx = vlan_hwaccel_rx;
2572#endif
2573 dpi->cur = PCC_P1;
2574 dpi->attempt = PCC_P1;
2575 dpi->cnt = 0;
2576 jme_set_rx_pcc(jme, PCC_P1);
2577 jme_interrupt_mode(jme);
2578 } else if (!(ecmd->use_adaptive_rx_coalesce) &&
2579 !(test_bit(JME_FLAG_POLL, &jme->flags))) {
2580 set_bit(JME_FLAG_POLL, &jme->flags);
2581 jme->jme_rx = netif_receive_skb;
2582#ifndef __UNIFY_VLAN_RX_PATH__
2583 jme->jme_vlan_rx = vlan_hwaccel_receive_skb;
2584#endif
2585 jme_interrupt_mode(jme);
2586 }
2587
2588 return 0;
2589}
2590
2591static void
2592jme_get_pauseparam(struct net_device *netdev,
2593 struct ethtool_pauseparam *ecmd)
2594{
2595 struct jme_adapter *jme = netdev_priv(netdev);
2596 u32 val;
2597
2598 ecmd->tx_pause = (jme->reg_txpfc & TXPFC_PF_EN) != 0;
2599 ecmd->rx_pause = (jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0;
2600
2601 spin_lock_bh(&jme->phy_lock);
2602 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2603 spin_unlock_bh(&jme->phy_lock);
2604
2605 ecmd->autoneg =
2606 (val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0;
2607}
2608
2609static int
2610jme_set_pauseparam(struct net_device *netdev,
2611 struct ethtool_pauseparam *ecmd)
2612{
2613 struct jme_adapter *jme = netdev_priv(netdev);
2614 u32 val;
2615
2616 if (((jme->reg_txpfc & TXPFC_PF_EN) != 0) ^
2617 (ecmd->tx_pause != 0)) {
2618
2619 if (ecmd->tx_pause)
2620 jme->reg_txpfc |= TXPFC_PF_EN;
2621 else
2622 jme->reg_txpfc &= ~TXPFC_PF_EN;
2623
2624 jwrite32(jme, JME_TXPFC, jme->reg_txpfc);
2625 }
2626
2627 spin_lock_bh(&jme->rxmcs_lock);
2628 if (((jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0) ^
2629 (ecmd->rx_pause != 0)) {
2630
2631 if (ecmd->rx_pause)
2632 jme->reg_rxmcs |= RXMCS_FLOWCTRL;
2633 else
2634 jme->reg_rxmcs &= ~RXMCS_FLOWCTRL;
2635
2636 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2637 }
2638 spin_unlock_bh(&jme->rxmcs_lock);
2639
2640 spin_lock_bh(&jme->phy_lock);
2641 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2642 if (((val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0) ^
2643 (ecmd->autoneg != 0)) {
2644
2645 if (ecmd->autoneg)
2646 val |= (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2647 else
2648 val &= ~(ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2649
2650 jme_mdio_write(jme->dev, jme->mii_if.phy_id,
2651 MII_ADVERTISE, val);
2652 }
2653 spin_unlock_bh(&jme->phy_lock);
2654
2655 return 0;
2656}
2657
2658static void
2659jme_get_wol(struct net_device *netdev,
2660 struct ethtool_wolinfo *wol)
2661{
2662 struct jme_adapter *jme = netdev_priv(netdev);
2663
2664 wol->supported = WAKE_MAGIC | WAKE_PHY;
2665
2666 wol->wolopts = 0;
2667
2668 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
2669 wol->wolopts |= WAKE_PHY;
2670
2671 if (jme->reg_pmcs & PMCS_MFEN)
2672 wol->wolopts |= WAKE_MAGIC;
2673
2674}
2675
2676static int
2677jme_set_wol(struct net_device *netdev,
2678 struct ethtool_wolinfo *wol)
2679{
2680 struct jme_adapter *jme = netdev_priv(netdev);
2681
2682 if (wol->wolopts & (WAKE_MAGICSECURE |
2683 WAKE_UCAST |
2684 WAKE_MCAST |
2685 WAKE_BCAST |
2686 WAKE_ARP))
2687 return -EOPNOTSUPP;
2688
2689 jme->reg_pmcs = 0;
2690
2691 if (wol->wolopts & WAKE_PHY)
2692 jme->reg_pmcs |= PMCS_LFEN | PMCS_LREN;
2693
2694 if (wol->wolopts & WAKE_MAGIC)
2695 jme->reg_pmcs |= PMCS_MFEN;
2696
2697 jwrite32(jme, JME_PMCS, jme->reg_pmcs);
2698#ifndef JME_NEW_PM_API
2699 jme_pci_wakeup_enable(jme, !!(jme->reg_pmcs));
2700#endif
2701#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,26)
2702 device_set_wakeup_enable(&jme->pdev->dev, !!(jme->reg_pmcs));
2703#endif
2704
2705 return 0;
2706}
2707
2708static int
2709jme_get_settings(struct net_device *netdev,
2710 struct ethtool_cmd *ecmd)
2711{
2712 struct jme_adapter *jme = netdev_priv(netdev);
2713 int rc;
2714
2715 spin_lock_bh(&jme->phy_lock);
2716 rc = mii_ethtool_gset(&(jme->mii_if), ecmd);
2717 spin_unlock_bh(&jme->phy_lock);
2718 return rc;
2719}
2720
2721static int
2722jme_set_settings(struct net_device *netdev,
2723 struct ethtool_cmd *ecmd)
2724{
2725 struct jme_adapter *jme = netdev_priv(netdev);
2726 int rc, fdc = 0;
2727
2728 if (ethtool_cmd_speed(ecmd) == SPEED_1000
2729 && ecmd->autoneg != AUTONEG_ENABLE)
2730 return -EINVAL;
2731
2732 /*
2733 * Check If user changed duplex only while force_media.
2734 * Hardware would not generate link change interrupt.
2735 */
2736 if (jme->mii_if.force_media &&
2737 ecmd->autoneg != AUTONEG_ENABLE &&
2738 (jme->mii_if.full_duplex != ecmd->duplex))
2739 fdc = 1;
2740
2741 spin_lock_bh(&jme->phy_lock);
2742 rc = mii_ethtool_sset(&(jme->mii_if), ecmd);
2743 spin_unlock_bh(&jme->phy_lock);
2744
2745 if (!rc) {
2746 if (fdc)
2747 jme_reset_link(jme);
2748 jme->old_ecmd = *ecmd;
2749 set_bit(JME_FLAG_SSET, &jme->flags);
2750 }
2751
2752 return rc;
2753}
2754
2755static int
2756jme_ioctl(struct net_device *netdev, struct ifreq *rq, int cmd)
2757{
2758 int rc;
2759 struct jme_adapter *jme = netdev_priv(netdev);
2760 struct mii_ioctl_data *mii_data = if_mii(rq);
2761 unsigned int duplex_chg;
2762
2763 if (cmd == SIOCSMIIREG) {
2764 u16 val = mii_data->val_in;
2765 if (!(val & (BMCR_RESET|BMCR_ANENABLE)) &&
2766 (val & BMCR_SPEED1000))
2767 return -EINVAL;
2768 }
2769
2770 spin_lock_bh(&jme->phy_lock);
2771 rc = generic_mii_ioctl(&jme->mii_if, mii_data, cmd, &duplex_chg);
2772 spin_unlock_bh(&jme->phy_lock);
2773
2774 if (!rc && (cmd == SIOCSMIIREG)) {
2775 if (duplex_chg)
2776 jme_reset_link(jme);
2777 jme_get_settings(netdev, &jme->old_ecmd);
2778 set_bit(JME_FLAG_SSET, &jme->flags);
2779 }
2780
2781 return rc;
2782}
2783
2784static u32
2785jme_get_link(struct net_device *netdev)
2786{
2787 struct jme_adapter *jme = netdev_priv(netdev);
2788 return jread32(jme, JME_PHY_LINK) & PHY_LINK_UP;
2789}
2790
2791static u32
2792jme_get_msglevel(struct net_device *netdev)
2793{
2794 struct jme_adapter *jme = netdev_priv(netdev);
2795 return jme->msg_enable;
2796}
2797
2798static void
2799jme_set_msglevel(struct net_device *netdev, u32 value)
2800{
2801 struct jme_adapter *jme = netdev_priv(netdev);
2802 jme->msg_enable = value;
2803}
2804
2805#ifndef __USE_NDO_FIX_FEATURES__
2806static u32
2807jme_get_rx_csum(struct net_device *netdev)
2808{
2809 struct jme_adapter *jme = netdev_priv(netdev);
2810 return jme->reg_rxmcs & RXMCS_CHECKSUM;
2811}
2812
2813static int
2814jme_set_rx_csum(struct net_device *netdev, u32 on)
2815{
2816 struct jme_adapter *jme = netdev_priv(netdev);
2817
2818 spin_lock_bh(&jme->rxmcs_lock);
2819 if (on)
2820 jme->reg_rxmcs |= RXMCS_CHECKSUM;
2821 else
2822 jme->reg_rxmcs &= ~RXMCS_CHECKSUM;
2823 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2824 spin_unlock_bh(&jme->rxmcs_lock);
2825
2826 return 0;
2827}
2828
2829static int
2830jme_set_tx_csum(struct net_device *netdev, u32 on)
2831{
2832 struct jme_adapter *jme = netdev_priv(netdev);
2833
2834 if (on) {
2835 set_bit(JME_FLAG_TXCSUM, &jme->flags);
2836 if (netdev->mtu <= 1900)
2837 netdev->features |=
2838 NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM;
2839 } else {
2840 clear_bit(JME_FLAG_TXCSUM, &jme->flags);
2841 netdev->features &=
2842 ~(NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM);
2843 }
2844
2845 return 0;
2846}
2847
2848static int
2849jme_set_tso(struct net_device *netdev, u32 on)
2850{
2851 struct jme_adapter *jme = netdev_priv(netdev);
2852
2853 if (on) {
2854 set_bit(JME_FLAG_TSO, &jme->flags);
2855 if (netdev->mtu <= 1900)
2856 netdev->features |= NETIF_F_TSO | NETIF_F_TSO6;
2857 } else {
2858 clear_bit(JME_FLAG_TSO, &jme->flags);
2859 netdev->features &= ~(NETIF_F_TSO | NETIF_F_TSO6);
2860 }
2861
2862 return 0;
2863}
2864#else
2865static u32
2866jme_fix_features(struct net_device *netdev, u32 features)
2867{
2868 if (netdev->mtu > 1900)
2869 features &= ~(NETIF_F_ALL_TSO | NETIF_F_ALL_CSUM);
2870 return features;
2871}
2872
2873static int
2874jme_set_features(struct net_device *netdev, u32 features)
2875{
2876 struct jme_adapter *jme = netdev_priv(netdev);
2877
2878 spin_lock_bh(&jme->rxmcs_lock);
2879 if (features & NETIF_F_RXCSUM)
2880 jme->reg_rxmcs |= RXMCS_CHECKSUM;
2881 else
2882 jme->reg_rxmcs &= ~RXMCS_CHECKSUM;
2883 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2884 spin_unlock_bh(&jme->rxmcs_lock);
2885
2886 return 0;
2887}
2888#endif
2889
2890static int
2891jme_nway_reset(struct net_device *netdev)
2892{
2893 struct jme_adapter *jme = netdev_priv(netdev);
2894 jme_restart_an(jme);
2895 return 0;
2896}
2897
2898static u8
2899jme_smb_read(struct jme_adapter *jme, unsigned int addr)
2900{
2901 u32 val;
2902 int to;
2903
2904 val = jread32(jme, JME_SMBCSR);
2905 to = JME_SMB_BUSY_TIMEOUT;
2906 while ((val & SMBCSR_BUSY) && --to) {
2907 msleep(1);
2908 val = jread32(jme, JME_SMBCSR);
2909 }
2910 if (!to) {
2911 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2912 return 0xFF;
2913 }
2914
2915 jwrite32(jme, JME_SMBINTF,
2916 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2917 SMBINTF_HWRWN_READ |
2918 SMBINTF_HWCMD);
2919
2920 val = jread32(jme, JME_SMBINTF);
2921 to = JME_SMB_BUSY_TIMEOUT;
2922 while ((val & SMBINTF_HWCMD) && --to) {
2923 msleep(1);
2924 val = jread32(jme, JME_SMBINTF);
2925 }
2926 if (!to) {
2927 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2928 return 0xFF;
2929 }
2930
2931 return (val & SMBINTF_HWDATR) >> SMBINTF_HWDATR_SHIFT;
2932}
2933
2934static void
2935jme_smb_write(struct jme_adapter *jme, unsigned int addr, u8 data)
2936{
2937 u32 val;
2938 int to;
2939
2940 val = jread32(jme, JME_SMBCSR);
2941 to = JME_SMB_BUSY_TIMEOUT;
2942 while ((val & SMBCSR_BUSY) && --to) {
2943 msleep(1);
2944 val = jread32(jme, JME_SMBCSR);
2945 }
2946 if (!to) {
2947 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2948 return;
2949 }
2950
2951 jwrite32(jme, JME_SMBINTF,
2952 ((data << SMBINTF_HWDATW_SHIFT) & SMBINTF_HWDATW) |
2953 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2954 SMBINTF_HWRWN_WRITE |
2955 SMBINTF_HWCMD);
2956
2957 val = jread32(jme, JME_SMBINTF);
2958 to = JME_SMB_BUSY_TIMEOUT;
2959 while ((val & SMBINTF_HWCMD) && --to) {
2960 msleep(1);
2961 val = jread32(jme, JME_SMBINTF);
2962 }
2963 if (!to) {
2964 netif_err(jme, hw, jme->dev, "SMB Bus Busy\n");
2965 return;
2966 }
2967
2968 mdelay(2);
2969}
2970
2971static int
2972jme_get_eeprom_len(struct net_device *netdev)
2973{
2974 struct jme_adapter *jme = netdev_priv(netdev);
2975 u32 val;
2976 val = jread32(jme, JME_SMBCSR);
2977 return (val & SMBCSR_EEPROMD) ? JME_SMB_LEN : 0;
2978}
2979
2980static int
2981jme_get_eeprom(struct net_device *netdev,
2982 struct ethtool_eeprom *eeprom, u8 *data)
2983{
2984 struct jme_adapter *jme = netdev_priv(netdev);
2985 int i, offset = eeprom->offset, len = eeprom->len;
2986
2987 /*
2988 * ethtool will check the boundary for us
2989 */
2990 eeprom->magic = JME_EEPROM_MAGIC;
2991 for (i = 0 ; i < len ; ++i)
2992 data[i] = jme_smb_read(jme, i + offset);
2993
2994 return 0;
2995}
2996
2997static int
2998jme_set_eeprom(struct net_device *netdev,
2999 struct ethtool_eeprom *eeprom, u8 *data)
3000{
3001 struct jme_adapter *jme = netdev_priv(netdev);
3002 int i, offset = eeprom->offset, len = eeprom->len;
3003
3004 if (eeprom->magic != JME_EEPROM_MAGIC)
3005 return -EINVAL;
3006
3007 /*
3008 * ethtool will check the boundary for us
3009 */
3010 for (i = 0 ; i < len ; ++i)
3011 jme_smb_write(jme, i + offset, data[i]);
3012
3013 return 0;
3014}
3015
3016#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,18)
3017static struct ethtool_ops jme_ethtool_ops = {
3018#else
3019static const struct ethtool_ops jme_ethtool_ops = {
3020#endif
3021 .get_drvinfo = jme_get_drvinfo,
3022 .get_regs_len = jme_get_regs_len,
3023 .get_regs = jme_get_regs,
3024 .get_coalesce = jme_get_coalesce,
3025 .set_coalesce = jme_set_coalesce,
3026 .get_pauseparam = jme_get_pauseparam,
3027 .set_pauseparam = jme_set_pauseparam,
3028 .get_wol = jme_get_wol,
3029 .set_wol = jme_set_wol,
3030 .get_settings = jme_get_settings,
3031 .set_settings = jme_set_settings,
3032 .get_link = jme_get_link,
3033 .get_msglevel = jme_get_msglevel,
3034 .set_msglevel = jme_set_msglevel,
3035#ifndef __USE_NDO_FIX_FEATURES__
3036 .get_rx_csum = jme_get_rx_csum,
3037 .set_rx_csum = jme_set_rx_csum,
3038 .set_tx_csum = jme_set_tx_csum,
3039 .set_tso = jme_set_tso,
3040 .set_sg = ethtool_op_set_sg,
3041#endif
3042 .nway_reset = jme_nway_reset,
3043 .get_eeprom_len = jme_get_eeprom_len,
3044 .get_eeprom = jme_get_eeprom,
3045 .set_eeprom = jme_set_eeprom,
3046};
3047
3048static int
3049jme_pci_dma64(struct pci_dev *pdev)
3050{
3051 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250 &&
3052#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
3053 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64))
3054#else
3055 !pci_set_dma_mask(pdev, DMA_64BIT_MASK)
3056#endif
3057 )
3058#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
3059 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)))
3060#else
3061 if (!pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK))
3062#endif
3063 return 1;
3064
3065 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250 &&
3066#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
3067 !pci_set_dma_mask(pdev, DMA_BIT_MASK(40))
3068#else
3069 !pci_set_dma_mask(pdev, DMA_40BIT_MASK)
3070#endif
3071 )
3072#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
3073 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(40)))
3074#else
3075 if (!pci_set_consistent_dma_mask(pdev, DMA_40BIT_MASK))
3076#endif
3077 return 1;
3078
3079#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
3080 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(32)))
3081 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)))
3082#else
3083 if (!pci_set_dma_mask(pdev, DMA_32BIT_MASK))
3084 if (!pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK))
3085#endif
3086 return 0;
3087
3088 return -1;
3089}
3090
3091static inline void
3092jme_phy_init(struct jme_adapter *jme)
3093{
3094 u16 reg26;
3095
3096 reg26 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 26);
3097 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 26, reg26 | 0x1000);
3098}
3099
3100static inline void
3101jme_check_hw_ver(struct jme_adapter *jme)
3102{
3103 u32 chipmode;
3104
3105 chipmode = jread32(jme, JME_CHIPMODE);
3106
3107 jme->fpgaver = (chipmode & CM_FPGAVER_MASK) >> CM_FPGAVER_SHIFT;
3108 jme->chiprev = (chipmode & CM_CHIPREV_MASK) >> CM_CHIPREV_SHIFT;
3109 jme->chip_main_rev = jme->chiprev & 0xF;
3110 jme->chip_sub_rev = (jme->chiprev >> 4) & 0xF;
3111}
3112
3113#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
3114static const struct net_device_ops jme_netdev_ops = {
3115 .ndo_open = jme_open,
3116 .ndo_stop = jme_close,
3117 .ndo_validate_addr = eth_validate_addr,
3118 .ndo_do_ioctl = jme_ioctl,
3119 .ndo_start_xmit = jme_start_xmit,
3120 .ndo_set_mac_address = jme_set_macaddr,
3121#ifndef __USE_NDO_SET_RX_MODE__
3122 .ndo_set_multicast_list = jme_set_multi,
3123#else
3124 .ndo_set_rx_mode = jme_set_multi,
3125#endif
3126 .ndo_change_mtu = jme_change_mtu,
3127 .ndo_tx_timeout = jme_tx_timeout,
3128#ifndef __UNIFY_VLAN_RX_PATH__
3129 .ndo_vlan_rx_register = jme_vlan_rx_register,
3130#endif
3131#ifdef __USE_NDO_FIX_FEATURES__
3132 .ndo_fix_features = jme_fix_features,
3133 .ndo_set_features = jme_set_features,
3134#endif
3135};
3136#endif
3137
3138static int __devinit
3139jme_init_one(struct pci_dev *pdev,
3140 const struct pci_device_id *ent)
3141{
3142 int rc = 0, using_dac, i;
3143 struct net_device *netdev;
3144 struct jme_adapter *jme;
3145 u16 bmcr, bmsr;
3146 u32 apmc;
3147
3148 /*
3149 * set up PCI device basics
3150 */
3151 rc = pci_enable_device(pdev);
3152 if (rc) {
3153 pr_err("Cannot enable PCI device\n");
3154 goto err_out;
3155 }
3156
3157 using_dac = jme_pci_dma64(pdev);
3158 if (using_dac < 0) {
3159 pr_err("Cannot set PCI DMA Mask\n");
3160 rc = -EIO;
3161 goto err_out_disable_pdev;
3162 }
3163
3164 if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
3165 pr_err("No PCI resource region found\n");
3166 rc = -ENOMEM;
3167 goto err_out_disable_pdev;
3168 }
3169
3170 rc = pci_request_regions(pdev, DRV_NAME);
3171 if (rc) {
3172 pr_err("Cannot obtain PCI resource region\n");
3173 goto err_out_disable_pdev;
3174 }
3175
3176 pci_set_master(pdev);
3177
3178 /*
3179 * alloc and init net device
3180 */
3181 netdev = alloc_etherdev(sizeof(*jme));
3182 if (!netdev) {
3183 pr_err("Cannot allocate netdev structure\n");
3184 rc = -ENOMEM;
3185 goto err_out_release_regions;
3186 }
3187#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
3188 netdev->netdev_ops = &jme_netdev_ops;
3189#else
3190 netdev->open = jme_open;
3191 netdev->stop = jme_close;
3192 netdev->do_ioctl = jme_ioctl;
3193 netdev->hard_start_xmit = jme_start_xmit;
3194 netdev->set_mac_address = jme_set_macaddr;
3195 netdev->set_multicast_list = jme_set_multi;
3196 netdev->change_mtu = jme_change_mtu;
3197 netdev->tx_timeout = jme_tx_timeout;
3198 netdev->vlan_rx_register = jme_vlan_rx_register;
3199#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,21)
3200 netdev->vlan_rx_kill_vid = jme_vlan_rx_kill_vid;
3201#endif
3202 NETDEV_GET_STATS(netdev, &jme_get_stats);
3203#endif
3204 netdev->ethtool_ops = &jme_ethtool_ops;
3205 netdev->watchdog_timeo = TX_TIMEOUT;
3206#ifdef __USE_NDO_FIX_FEATURES__
3207 netdev->hw_features = NETIF_F_IP_CSUM |
3208 NETIF_F_IPV6_CSUM |
3209 NETIF_F_SG |
3210 NETIF_F_TSO |
3211 NETIF_F_TSO6 |
3212 NETIF_F_RXCSUM;
3213#endif
3214 netdev->features = NETIF_F_IP_CSUM |
3215 NETIF_F_IPV6_CSUM |
3216 NETIF_F_SG |
3217 NETIF_F_TSO |
3218 NETIF_F_TSO6 |
3219 NETIF_F_HW_VLAN_TX |
3220 NETIF_F_HW_VLAN_RX;
3221 if (using_dac)
3222 netdev->features |= NETIF_F_HIGHDMA;
3223
3224 SET_NETDEV_DEV(netdev, &pdev->dev);
3225 pci_set_drvdata(pdev, netdev);
3226
3227 /*
3228 * init adapter info
3229 */
3230 jme = netdev_priv(netdev);
3231 jme->pdev = pdev;
3232 jme->dev = netdev;
3233 jme->jme_rx = netif_rx;
3234#ifndef __UNIFY_VLAN_RX_PATH__
3235 jme->jme_vlan_rx = vlan_hwaccel_rx;
3236#endif
3237 jme->old_mtu = netdev->mtu = 1500;
3238 jme->phylink = 0;
3239 jme->tx_ring_size = 1 << 10;
3240 jme->tx_ring_mask = jme->tx_ring_size - 1;
3241 jme->tx_wake_threshold = 1 << 9;
3242 jme->rx_ring_size = 1 << 9;
3243 jme->rx_ring_mask = jme->rx_ring_size - 1;
3244 jme->msg_enable = JME_DEF_MSG_ENABLE;
3245 jme->regs = ioremap(pci_resource_start(pdev, 0),
3246 pci_resource_len(pdev, 0));
3247 if (!(jme->regs)) {
3248 pr_err("Mapping PCI resource region error\n");
3249 rc = -ENOMEM;
3250 goto err_out_free_netdev;
3251 }
3252
3253 if (no_pseudohp) {
3254 apmc = jread32(jme, JME_APMC) & ~JME_APMC_PSEUDO_HP_EN;
3255 jwrite32(jme, JME_APMC, apmc);
3256 } else if (force_pseudohp) {
3257 apmc = jread32(jme, JME_APMC) | JME_APMC_PSEUDO_HP_EN;
3258 jwrite32(jme, JME_APMC, apmc);
3259 }
3260
3261 NETIF_NAPI_SET(netdev, &jme->napi, jme_poll, jme->rx_ring_size >> 2)
3262
3263 spin_lock_init(&jme->phy_lock);
3264 spin_lock_init(&jme->macaddr_lock);
3265 spin_lock_init(&jme->rxmcs_lock);
3266
3267 atomic_set(&jme->link_changing, 1);
3268 atomic_set(&jme->rx_cleaning, 1);
3269 atomic_set(&jme->tx_cleaning, 1);
3270 atomic_set(&jme->rx_empty, 1);
3271
3272 tasklet_init(&jme->pcc_task,
3273 jme_pcc_tasklet,
3274 (unsigned long) jme);
3275 tasklet_init(&jme->linkch_task,
3276 jme_link_change_tasklet,
3277 (unsigned long) jme);
3278 tasklet_init(&jme->txclean_task,
3279 jme_tx_clean_tasklet,
3280 (unsigned long) jme);
3281 tasklet_init(&jme->rxclean_task,
3282 jme_rx_clean_tasklet,
3283 (unsigned long) jme);
3284 tasklet_init(&jme->rxempty_task,
3285 jme_rx_empty_tasklet,
3286 (unsigned long) jme);
3287 tasklet_disable_nosync(&jme->linkch_task);
3288 tasklet_disable_nosync(&jme->txclean_task);
3289 tasklet_disable_nosync(&jme->rxclean_task);
3290 tasklet_disable_nosync(&jme->rxempty_task);
3291 jme->dpi.cur = PCC_P1;
3292
3293 jme->reg_ghc = 0;
3294 jme->reg_rxcs = RXCS_DEFAULT;
3295 jme->reg_rxmcs = RXMCS_DEFAULT;
3296 jme->reg_txpfc = 0;
3297 jme->reg_pmcs = PMCS_MFEN;
3298 jme->reg_gpreg1 = GPREG1_DEFAULT;
3299#ifndef __USE_NDO_FIX_FEATURES__
3300 set_bit(JME_FLAG_TXCSUM, &jme->flags);
3301 set_bit(JME_FLAG_TSO, &jme->flags);
3302#else
3303
3304 if (jme->reg_rxmcs & RXMCS_CHECKSUM)
3305 netdev->features |= NETIF_F_RXCSUM;
3306#endif
3307
3308 /*
3309 * Get Max Read Req Size from PCI Config Space
3310 */
3311 pci_read_config_byte(pdev, PCI_DCSR_MRRS, &jme->mrrs);
3312 jme->mrrs &= PCI_DCSR_MRRS_MASK;
3313 switch (jme->mrrs) {
3314 case MRRS_128B:
3315 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_128B;
3316 break;
3317 case MRRS_256B:
3318 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_256B;
3319 break;
3320 default:
3321 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_512B;
3322 break;
3323 }
3324
3325 /*
3326 * Must check before reset_mac_processor
3327 */
3328 jme_check_hw_ver(jme);
3329 jme->mii_if.dev = netdev;
3330 if (jme->fpgaver) {
3331 jme->mii_if.phy_id = 0;
3332 for (i = 1 ; i < 32 ; ++i) {
3333 bmcr = jme_mdio_read(netdev, i, MII_BMCR);
3334 bmsr = jme_mdio_read(netdev, i, MII_BMSR);
3335 if (bmcr != 0xFFFFU && (bmcr != 0 || bmsr != 0)) {
3336 jme->mii_if.phy_id = i;
3337 break;
3338 }
3339 }
3340
3341 if (!jme->mii_if.phy_id) {
3342 rc = -EIO;
3343 pr_err("Can not find phy_id\n");
3344 goto err_out_unmap;
3345 }
3346
3347 jme->reg_ghc |= GHC_LINK_POLL;
3348 } else {
3349 jme->mii_if.phy_id = 1;
3350 }
3351 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
3352 jme->mii_if.supports_gmii = true;
3353 else
3354 jme->mii_if.supports_gmii = false;
3355 jme->mii_if.phy_id_mask = 0x1F;
3356 jme->mii_if.reg_num_mask = 0x1F;
3357 jme->mii_if.mdio_read = jme_mdio_read;
3358 jme->mii_if.mdio_write = jme_mdio_write;
3359
3360 jme_clear_pm(jme);
3361 pci_set_power_state(jme->pdev, PCI_D0);
3362#ifndef JME_NEW_PM_API
3363 jme_pci_wakeup_enable(jme, true);
3364#endif
3365#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,26)
3366 device_set_wakeup_enable(&pdev->dev, true);
3367#endif
3368
3369 jme_set_phyfifo_5level(jme);
3370#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,22)
3371 pci_read_config_byte(pdev, PCI_REVISION_ID, &jme->pcirev);
3372#else
3373 jme->pcirev = pdev->revision;
3374#endif
3375 if (!jme->fpgaver)
3376 jme_phy_init(jme);
3377 jme_phy_off(jme);
3378
3379 /*
3380 * Reset MAC processor and reload EEPROM for MAC Address
3381 */
3382 jme_reset_mac_processor(jme);
3383 rc = jme_reload_eeprom(jme);
3384 if (rc) {
3385 pr_err("Reload eeprom for reading MAC Address error\n");
3386 goto err_out_unmap;
3387 }
3388 jme_load_macaddr(netdev);
3389
3390 /*
3391 * Tell stack that we are not ready to work until open()
3392 */
3393 netif_carrier_off(netdev);
3394
3395 rc = register_netdev(netdev);
3396 if (rc) {
3397 pr_err("Cannot register net device\n");
3398 goto err_out_unmap;
3399 }
3400
3401 netif_info(jme, probe, jme->dev, "%s%s chipver:%x pcirev:%x "
3402 "macaddr: %02x:%02x:%02x:%02x:%02x:%02x\n",
3403 (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250) ?
3404 "JMC250 Gigabit Ethernet" :
3405 (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC260) ?
3406 "JMC260 Fast Ethernet" : "Unknown",
3407 (jme->fpgaver != 0) ? " (FPGA)" : "",
3408 (jme->fpgaver != 0) ? jme->fpgaver : jme->chiprev,
3409 jme->pcirev,
3410 netdev->dev_addr[0],
3411 netdev->dev_addr[1],
3412 netdev->dev_addr[2],
3413 netdev->dev_addr[3],
3414 netdev->dev_addr[4],
3415 netdev->dev_addr[5]);
3416
3417 return 0;
3418
3419err_out_unmap:
3420 iounmap(jme->regs);
3421err_out_free_netdev:
3422 pci_set_drvdata(pdev, NULL);
3423 free_netdev(netdev);
3424err_out_release_regions:
3425 pci_release_regions(pdev);
3426err_out_disable_pdev:
3427 pci_disable_device(pdev);
3428err_out:
3429 return rc;
3430}
3431
3432static void __devexit
3433jme_remove_one(struct pci_dev *pdev)
3434{
3435 struct net_device *netdev = pci_get_drvdata(pdev);
3436 struct jme_adapter *jme = netdev_priv(netdev);
3437
3438 unregister_netdev(netdev);
3439 iounmap(jme->regs);
3440 pci_set_drvdata(pdev, NULL);
3441 free_netdev(netdev);
3442 pci_release_regions(pdev);
3443 pci_disable_device(pdev);
3444
3445}
3446
3447static void
3448jme_shutdown(struct pci_dev *pdev)
3449{
3450 struct net_device *netdev = pci_get_drvdata(pdev);
3451 struct jme_adapter *jme = netdev_priv(netdev);
3452
3453 jme_powersave_phy(jme);
3454#ifndef JME_NEW_PM_API
3455 jme_pci_wakeup_enable(jme, !!(jme->reg_pmcs));
3456#endif
3457#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,26)
3458 device_set_wakeup_enable(&jme->pdev->dev, !!(jme->reg_pmcs));
3459#endif
3460}
3461
3462#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,25)
3463 #ifdef CONFIG_PM
3464 #define JME_HAVE_PM
3465 #endif
3466#else
3467 #ifdef CONFIG_PM_SLEEP
3468 #define JME_HAVE_PM
3469 #endif
3470#endif
3471
3472#ifdef JME_HAVE_PM
3473static int
3474#ifdef JME_NEW_PM_API
3475jme_suspend(struct device *dev)
3476#else
3477jme_suspend(struct pci_dev *pdev, pm_message_t state)
3478#endif
3479{
3480#ifdef JME_NEW_PM_API
3481 struct pci_dev *pdev = to_pci_dev(dev);
3482#endif
3483 struct net_device *netdev = pci_get_drvdata(pdev);
3484 struct jme_adapter *jme = netdev_priv(netdev);
3485
3486 atomic_dec(&jme->link_changing);
3487
3488 netif_device_detach(netdev);
3489 netif_stop_queue(netdev);
3490 jme_stop_irq(jme);
3491
3492 tasklet_disable(&jme->txclean_task);
3493 tasklet_disable(&jme->rxclean_task);
3494 tasklet_disable(&jme->rxempty_task);
3495
3496 if (netif_carrier_ok(netdev)) {
3497 if (test_bit(JME_FLAG_POLL, &jme->flags))
3498 jme_polling_mode(jme);
3499
3500 jme_stop_pcc_timer(jme);
3501 jme_disable_rx_engine(jme);
3502 jme_disable_tx_engine(jme);
3503 jme_reset_mac_processor(jme);
3504 jme_free_rx_resources(jme);
3505 jme_free_tx_resources(jme);
3506 netif_carrier_off(netdev);
3507 jme->phylink = 0;
3508 }
3509
3510 tasklet_enable(&jme->txclean_task);
3511 tasklet_hi_enable(&jme->rxclean_task);
3512 tasklet_hi_enable(&jme->rxempty_task);
3513
3514 jme_powersave_phy(jme);
3515#ifndef JME_NEW_PM_API
3516 pci_save_state(pdev);
3517 jme_pci_wakeup_enable(jme, !!(jme->reg_pmcs));
3518 pci_set_power_state(pdev, PCI_D3hot);
3519#endif
3520
3521 return 0;
3522}
3523
3524static int
3525#ifdef JME_NEW_PM_API
3526jme_resume(struct device *dev)
3527#else
3528jme_resume(struct pci_dev *pdev)
3529#endif
3530{
3531#ifdef JME_NEW_PM_API
3532 struct pci_dev *pdev = to_pci_dev(dev);
3533#endif
3534 struct net_device *netdev = pci_get_drvdata(pdev);
3535 struct jme_adapter *jme = netdev_priv(netdev);
3536
3537 jme_clear_pm(jme);
3538#ifndef JME_NEW_PM_API
3539 pci_set_power_state(pdev, PCI_D0);
3540 pci_restore_state(pdev);
3541#endif
3542
3543 jme_phy_on(jme);
3544 if (test_bit(JME_FLAG_SSET, &jme->flags))
3545 jme_set_settings(netdev, &jme->old_ecmd);
3546 else
3547 jme_reset_phy_processor(jme);
3548
3549 jme_start_irq(jme);
3550 netif_device_attach(netdev);
3551
3552 atomic_inc(&jme->link_changing);
3553
3554 jme_reset_link(jme);
3555
3556 return 0;
3557}
3558
3559#ifdef JME_NEW_PM_API
3560static SIMPLE_DEV_PM_OPS(jme_pm_ops, jme_suspend, jme_resume);
3561#define JME_PM_OPS (&jme_pm_ops)
3562#endif
3563
3564#else
3565
3566#ifdef JME_NEW_PM_API
3567#define JME_PM_OPS NULL
3568#endif
3569#endif
3570
3571#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,24)
3572static struct pci_device_id jme_pci_tbl[] = {
3573#else
3574static DEFINE_PCI_DEVICE_TABLE(jme_pci_tbl) = {
3575#endif
3576 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC250) },
3577 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC260) },
3578 { }
3579};
3580
3581static struct pci_driver jme_driver = {
3582 .name = DRV_NAME,
3583 .id_table = jme_pci_tbl,
3584 .probe = jme_init_one,
3585 .remove = __devexit_p(jme_remove_one),
3586 .shutdown = jme_shutdown,
3587#ifndef JME_NEW_PM_API
3588 .suspend = jme_suspend,
3589 .resume = jme_resume
3590#else
3591 .driver.pm = JME_PM_OPS,
3592#endif
3593};
3594
3595static int __init
3596jme_init_module(void)
3597{
3598 pr_info("JMicron JMC2XX ethernet driver version %s\n", DRV_VERSION);
3599 return pci_register_driver(&jme_driver);
3600}
3601
3602static void __exit
3603jme_cleanup_module(void)
3604{
3605 pci_unregister_driver(&jme_driver);
3606}
3607
3608module_init(jme_init_module);
3609module_exit(jme_cleanup_module);
3610
3611MODULE_AUTHOR("Guo-Fu Tseng <cooldavid@cooldavid.org>");
3612MODULE_DESCRIPTION("JMicron JMC2x0 PCI Express Ethernet driver");
3613MODULE_LICENSE("GPL");
3614MODULE_VERSION(DRV_VERSION);
3615MODULE_DEVICE_TABLE(pci, jme_pci_tbl);
3616
JMicron Ethernet Linux driver