Import jme 1.0.5-backport source
[jme.git] / jme.c
CommitLineData
d7699f87
GFT
1/*
2 * JMicron JMC2x0 series PCIe Ethernet Linux Device Driver
3 *
4 * Copyright 2008 JMicron Technology Corporation
5 * http://www.jmicron.com/
6 *
3bf61c55
GFT
7 * Author: Guo-Fu Tseng <cooldavid@cooldavid.org>
8 *
d7699f87
GFT
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
21 *
22 */
23
d7699f87
GFT
24#include <linux/module.h>
25#include <linux/kernel.h>
26#include <linux/pci.h>
27#include <linux/netdevice.h>
28#include <linux/etherdevice.h>
29#include <linux/ethtool.h>
30#include <linux/mii.h>
31#include <linux/crc32.h>
4330c2f2 32#include <linux/delay.h>
29bdd921 33#include <linux/spinlock.h>
8c198884
GFT
34#include <linux/in.h>
35#include <linux/ip.h>
79ce639c
GFT
36#include <linux/ipv6.h>
37#include <linux/tcp.h>
38#include <linux/udp.h>
42b1055e 39#include <linux/if_vlan.h>
3b70a6fa 40#include <net/ip6_checksum.h>
d7699f87
GFT
41#include "jme.h"
42
cd0ff491
GFT
43static int force_pseudohp = -1;
44static int no_pseudohp = -1;
45static int no_extplug = -1;
46module_param(force_pseudohp, int, 0);
47MODULE_PARM_DESC(force_pseudohp,
48 "Enable pseudo hot-plug feature manually by driver instead of BIOS.");
49module_param(no_pseudohp, int, 0);
50MODULE_PARM_DESC(no_pseudohp, "Disable pseudo hot-plug feature.");
51module_param(no_extplug, int, 0);
52MODULE_PARM_DESC(no_extplug,
53 "Do not use external plug signal for pseudo hot-plug.");
4330c2f2 54
3bf61c55
GFT
55static int
56jme_mdio_read(struct net_device *netdev, int phy, int reg)
d7699f87
GFT
57{
58 struct jme_adapter *jme = netdev_priv(netdev);
cd0ff491 59 int i, val, again = (reg == MII_BMSR) ? 1 : 0;
d7699f87 60
186fc259 61read_again:
cd0ff491 62 jwrite32(jme, JME_SMI, SMI_OP_REQ |
3bf61c55
GFT
63 smi_phy_addr(phy) |
64 smi_reg_addr(reg));
d7699f87
GFT
65
66 wmb();
cd0ff491 67 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
cdcdc9eb 68 udelay(20);
b3821cc5
GFT
69 val = jread32(jme, JME_SMI);
70 if ((val & SMI_OP_REQ) == 0)
3bf61c55 71 break;
cd0ff491 72 }
d7699f87 73
cd0ff491
GFT
74 if (i == 0) {
75 jeprintk(jme->pdev, "phy(%d) read timeout : %d\n", phy, reg);
3bf61c55 76 return 0;
cd0ff491 77 }
d7699f87 78
cd0ff491 79 if (again--)
186fc259
GFT
80 goto read_again;
81
cd0ff491 82 return (val & SMI_DATA_MASK) >> SMI_DATA_SHIFT;
d7699f87
GFT
83}
84
3bf61c55
GFT
85static void
86jme_mdio_write(struct net_device *netdev,
87 int phy, int reg, int val)
d7699f87
GFT
88{
89 struct jme_adapter *jme = netdev_priv(netdev);
90 int i;
91
3bf61c55
GFT
92 jwrite32(jme, JME_SMI, SMI_OP_WRITE | SMI_OP_REQ |
93 ((val << SMI_DATA_SHIFT) & SMI_DATA_MASK) |
94 smi_phy_addr(phy) | smi_reg_addr(reg));
d7699f87
GFT
95
96 wmb();
cdcdc9eb
GFT
97 for (i = JME_PHY_TIMEOUT * 50 ; i > 0 ; --i) {
98 udelay(20);
8d27293f 99 if ((jread32(jme, JME_SMI) & SMI_OP_REQ) == 0)
3bf61c55
GFT
100 break;
101 }
d7699f87 102
3bf61c55 103 if (i == 0)
cd0ff491 104 jeprintk(jme->pdev, "phy(%d) write timeout : %d\n", phy, reg);
d7699f87 105
3bf61c55 106 return;
d7699f87
GFT
107}
108
cd0ff491 109static inline void
3bf61c55 110jme_reset_phy_processor(struct jme_adapter *jme)
d7699f87 111{
cd0ff491 112 u32 val;
3bf61c55
GFT
113
114 jme_mdio_write(jme->dev,
115 jme->mii_if.phy_id,
8c198884
GFT
116 MII_ADVERTISE, ADVERTISE_ALL |
117 ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
3bf61c55 118
cd0ff491 119 if (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
8d27293f
GFT
120 jme_mdio_write(jme->dev,
121 jme->mii_if.phy_id,
122 MII_CTRL1000,
123 ADVERTISE_1000FULL | ADVERTISE_1000HALF);
3bf61c55 124
fcf45b4c
GFT
125 val = jme_mdio_read(jme->dev,
126 jme->mii_if.phy_id,
127 MII_BMCR);
128
129 jme_mdio_write(jme->dev,
130 jme->mii_if.phy_id,
131 MII_BMCR, val | BMCR_RESET);
132
3bf61c55
GFT
133 return;
134}
135
b3821cc5
GFT
136static void
137jme_setup_wakeup_frame(struct jme_adapter *jme,
cd0ff491 138 u32 *mask, u32 crc, int fnr)
b3821cc5
GFT
139{
140 int i;
141
142 /*
143 * Setup CRC pattern
144 */
145 jwrite32(jme, JME_WFOI, WFOI_CRC_SEL | (fnr & WFOI_FRAME_SEL));
146 wmb();
147 jwrite32(jme, JME_WFODP, crc);
148 wmb();
149
150 /*
151 * Setup Mask
152 */
cd0ff491 153 for (i = 0 ; i < WAKEUP_FRAME_MASK_DWNR ; ++i) {
b3821cc5
GFT
154 jwrite32(jme, JME_WFOI,
155 ((i << WFOI_MASK_SHIFT) & WFOI_MASK_SEL) |
156 (fnr & WFOI_FRAME_SEL));
157 wmb();
158 jwrite32(jme, JME_WFODP, mask[i]);
159 wmb();
160 }
161}
3bf61c55 162
cd0ff491 163static inline void
3bf61c55
GFT
164jme_reset_mac_processor(struct jme_adapter *jme)
165{
cd0ff491
GFT
166 u32 mask[WAKEUP_FRAME_MASK_DWNR] = {0, 0, 0, 0};
167 u32 crc = 0xCDCDCDCD;
168 u32 gpreg0;
b3821cc5
GFT
169 int i;
170
3bf61c55 171 jwrite32(jme, JME_GHC, jme->reg_ghc | GHC_SWRST);
d7699f87 172 udelay(2);
3bf61c55 173 jwrite32(jme, JME_GHC, jme->reg_ghc);
cd0ff491
GFT
174
175 jwrite32(jme, JME_RXDBA_LO, 0x00000000);
176 jwrite32(jme, JME_RXDBA_HI, 0x00000000);
177 jwrite32(jme, JME_RXQDC, 0x00000000);
178 jwrite32(jme, JME_RXNDA, 0x00000000);
179 jwrite32(jme, JME_TXDBA_LO, 0x00000000);
180 jwrite32(jme, JME_TXDBA_HI, 0x00000000);
181 jwrite32(jme, JME_TXQDC, 0x00000000);
182 jwrite32(jme, JME_TXNDA, 0x00000000);
183
4330c2f2
GFT
184 jwrite32(jme, JME_RXMCHT_LO, 0x00000000);
185 jwrite32(jme, JME_RXMCHT_HI, 0x00000000);
cd0ff491 186 for (i = 0 ; i < WAKEUP_FRAME_NR ; ++i)
b3821cc5 187 jme_setup_wakeup_frame(jme, mask, crc, i);
cd0ff491 188 if (jme->fpgaver)
cdcdc9eb
GFT
189 gpreg0 = GPREG0_DEFAULT | GPREG0_LNKINTPOLL;
190 else
191 gpreg0 = GPREG0_DEFAULT;
192 jwrite32(jme, JME_GPREG0, gpreg0);
7ee473a3 193 jwrite32(jme, JME_GPREG1, GPREG1_DEFAULT);
d7699f87
GFT
194}
195
cd0ff491
GFT
196static inline void
197jme_reset_ghc_speed(struct jme_adapter *jme)
198{
199 jme->reg_ghc &= ~(GHC_SPEED_1000M | GHC_DPX);
200 jwrite32(jme, JME_GHC, jme->reg_ghc);
201}
202
203static inline void
3bf61c55 204jme_clear_pm(struct jme_adapter *jme)
d7699f87 205{
29bdd921 206 jwrite32(jme, JME_PMCS, 0xFFFF0000 | jme->reg_pmcs);
4330c2f2 207 pci_set_power_state(jme->pdev, PCI_D0);
42b1055e 208 pci_enable_wake(jme->pdev, PCI_D0, false);
d7699f87
GFT
209}
210
3bf61c55
GFT
211static int
212jme_reload_eeprom(struct jme_adapter *jme)
d7699f87 213{
cd0ff491 214 u32 val;
d7699f87
GFT
215 int i;
216
217 val = jread32(jme, JME_SMBCSR);
218
cd0ff491 219 if (val & SMBCSR_EEPROMD) {
d7699f87
GFT
220 val |= SMBCSR_CNACK;
221 jwrite32(jme, JME_SMBCSR, val);
222 val |= SMBCSR_RELOAD;
223 jwrite32(jme, JME_SMBCSR, val);
224 mdelay(12);
225
cd0ff491 226 for (i = JME_EEPROM_RELOAD_TIMEOUT; i > 0; --i) {
d7699f87
GFT
227 mdelay(1);
228 if ((jread32(jme, JME_SMBCSR) & SMBCSR_RELOAD) == 0)
229 break;
230 }
231
cd0ff491
GFT
232 if (i == 0) {
233 jeprintk(jme->pdev, "eeprom reload timeout\n");
d7699f87
GFT
234 return -EIO;
235 }
236 }
3bf61c55 237
d7699f87
GFT
238 return 0;
239}
240
3bf61c55
GFT
241static void
242jme_load_macaddr(struct net_device *netdev)
d7699f87
GFT
243{
244 struct jme_adapter *jme = netdev_priv(netdev);
245 unsigned char macaddr[6];
cd0ff491 246 u32 val;
d7699f87 247
cd0ff491 248 spin_lock_bh(&jme->macaddr_lock);
4330c2f2 249 val = jread32(jme, JME_RXUMA_LO);
d7699f87
GFT
250 macaddr[0] = (val >> 0) & 0xFF;
251 macaddr[1] = (val >> 8) & 0xFF;
252 macaddr[2] = (val >> 16) & 0xFF;
253 macaddr[3] = (val >> 24) & 0xFF;
4330c2f2 254 val = jread32(jme, JME_RXUMA_HI);
d7699f87
GFT
255 macaddr[4] = (val >> 0) & 0xFF;
256 macaddr[5] = (val >> 8) & 0xFF;
cd0ff491
GFT
257 memcpy(netdev->dev_addr, macaddr, 6);
258 spin_unlock_bh(&jme->macaddr_lock);
3bf61c55
GFT
259}
260
cd0ff491 261static inline void
3bf61c55
GFT
262jme_set_rx_pcc(struct jme_adapter *jme, int p)
263{
cd0ff491 264 switch (p) {
192570e0
GFT
265 case PCC_OFF:
266 jwrite32(jme, JME_PCCRX0,
267 ((PCC_OFF_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
268 ((PCC_OFF_CNT << PCCRX_SHIFT) & PCCRX_MASK));
269 break;
3bf61c55
GFT
270 case PCC_P1:
271 jwrite32(jme, JME_PCCRX0,
272 ((PCC_P1_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
273 ((PCC_P1_CNT << PCCRX_SHIFT) & PCCRX_MASK));
274 break;
275 case PCC_P2:
276 jwrite32(jme, JME_PCCRX0,
277 ((PCC_P2_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
278 ((PCC_P2_CNT << PCCRX_SHIFT) & PCCRX_MASK));
279 break;
280 case PCC_P3:
281 jwrite32(jme, JME_PCCRX0,
282 ((PCC_P3_TO << PCCRXTO_SHIFT) & PCCRXTO_MASK) |
283 ((PCC_P3_CNT << PCCRX_SHIFT) & PCCRX_MASK));
284 break;
285 default:
286 break;
287 }
192570e0 288 wmb();
3bf61c55 289
cd0ff491
GFT
290 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
291 msg_rx_status(jme, "Switched to PCC_P%d\n", p);
d7699f87
GFT
292}
293
fcf45b4c 294static void
3bf61c55 295jme_start_irq(struct jme_adapter *jme)
d7699f87 296{
3bf61c55
GFT
297 register struct dynpcc_info *dpi = &(jme->dpi);
298
299 jme_set_rx_pcc(jme, PCC_P1);
3bf61c55
GFT
300 dpi->cur = PCC_P1;
301 dpi->attempt = PCC_P1;
302 dpi->cnt = 0;
303
304 jwrite32(jme, JME_PCCTX,
8c198884
GFT
305 ((PCC_TX_TO << PCCTXTO_SHIFT) & PCCTXTO_MASK) |
306 ((PCC_TX_CNT << PCCTX_SHIFT) & PCCTX_MASK) |
3bf61c55
GFT
307 PCCTXQ0_EN
308 );
309
d7699f87
GFT
310 /*
311 * Enable Interrupts
312 */
313 jwrite32(jme, JME_IENS, INTR_ENABLE);
314}
315
cd0ff491 316static inline void
3bf61c55 317jme_stop_irq(struct jme_adapter *jme)
d7699f87
GFT
318{
319 /*
320 * Disable Interrupts
321 */
cd0ff491 322 jwrite32f(jme, JME_IENC, INTR_ENABLE);
d7699f87
GFT
323}
324
cd0ff491 325static u32
cdcdc9eb
GFT
326jme_linkstat_from_phy(struct jme_adapter *jme)
327{
cd0ff491 328 u32 phylink, bmsr;
cdcdc9eb
GFT
329
330 phylink = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 17);
331 bmsr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMSR);
cd0ff491 332 if (bmsr & BMSR_ANCOMP)
cdcdc9eb
GFT
333 phylink |= PHY_LINK_AUTONEG_COMPLETE;
334
335 return phylink;
336}
337
cd0ff491 338static inline void
58c92f28 339jme_set_phyfifoa(struct jme_adapter *jme)
cd0ff491
GFT
340{
341 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0004);
342}
343
344static inline void
58c92f28 345jme_set_phyfifob(struct jme_adapter *jme)
cd0ff491
GFT
346{
347 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 27, 0x0000);
348}
349
fcf45b4c
GFT
350static int
351jme_check_link(struct net_device *netdev, int testonly)
d7699f87
GFT
352{
353 struct jme_adapter *jme = netdev_priv(netdev);
7ee473a3 354 u32 phylink, ghc, cnt = JME_SPDRSV_TIMEOUT, bmcr, gpreg1;
79ce639c 355 char linkmsg[64];
fcf45b4c 356 int rc = 0;
d7699f87 357
b3821cc5 358 linkmsg[0] = '\0';
cdcdc9eb 359
cd0ff491 360 if (jme->fpgaver)
cdcdc9eb
GFT
361 phylink = jme_linkstat_from_phy(jme);
362 else
363 phylink = jread32(jme, JME_PHY_LINK);
d7699f87 364
cd0ff491
GFT
365 if (phylink & PHY_LINK_UP) {
366 if (!(phylink & PHY_LINK_AUTONEG_COMPLETE)) {
8c198884
GFT
367 /*
368 * If we did not enable AN
369 * Speed/Duplex Info should be obtained from SMI
370 */
371 phylink = PHY_LINK_UP;
372
373 bmcr = jme_mdio_read(jme->dev,
374 jme->mii_if.phy_id,
375 MII_BMCR);
376
377 phylink |= ((bmcr & BMCR_SPEED1000) &&
378 (bmcr & BMCR_SPEED100) == 0) ?
379 PHY_LINK_SPEED_1000M :
380 (bmcr & BMCR_SPEED100) ?
381 PHY_LINK_SPEED_100M :
382 PHY_LINK_SPEED_10M;
383
384 phylink |= (bmcr & BMCR_FULLDPLX) ?
385 PHY_LINK_DUPLEX : 0;
79ce639c 386
b3821cc5 387 strcat(linkmsg, "Forced: ");
cd0ff491 388 } else {
8c198884
GFT
389 /*
390 * Keep polling for speed/duplex resolve complete
391 */
cd0ff491 392 while (!(phylink & PHY_LINK_SPEEDDPU_RESOLVED) &&
8c198884
GFT
393 --cnt) {
394
395 udelay(1);
8c198884 396
cd0ff491 397 if (jme->fpgaver)
cdcdc9eb
GFT
398 phylink = jme_linkstat_from_phy(jme);
399 else
400 phylink = jread32(jme, JME_PHY_LINK);
8c198884 401 }
cd0ff491
GFT
402 if (!cnt)
403 jeprintk(jme->pdev,
8c198884 404 "Waiting speed resolve timeout.\n");
79ce639c 405
b3821cc5 406 strcat(linkmsg, "ANed: ");
d7699f87
GFT
407 }
408
cd0ff491 409 if (jme->phylink == phylink) {
fcf45b4c
GFT
410 rc = 1;
411 goto out;
412 }
cd0ff491 413 if (testonly)
fcf45b4c
GFT
414 goto out;
415
416 jme->phylink = phylink;
417
3b70a6fa
GFT
418 ghc = jme->reg_ghc & ~(GHC_SPEED | GHC_DPX |
419 GHC_TO_CLK_PCIE | GHC_TXMAC_CLK_PCIE |
420 GHC_TO_CLK_GPHY | GHC_TXMAC_CLK_GPHY);
cd0ff491
GFT
421 switch (phylink & PHY_LINK_SPEED_MASK) {
422 case PHY_LINK_SPEED_10M:
3b70a6fa
GFT
423 ghc |= GHC_SPEED_10M |
424 GHC_TO_CLK_PCIE | GHC_TXMAC_CLK_PCIE;
cd0ff491 425 strcat(linkmsg, "10 Mbps, ");
cd0ff491
GFT
426 break;
427 case PHY_LINK_SPEED_100M:
3b70a6fa
GFT
428 ghc |= GHC_SPEED_100M |
429 GHC_TO_CLK_PCIE | GHC_TXMAC_CLK_PCIE;
cd0ff491 430 strcat(linkmsg, "100 Mbps, ");
cd0ff491
GFT
431 break;
432 case PHY_LINK_SPEED_1000M:
3b70a6fa
GFT
433 ghc |= GHC_SPEED_1000M |
434 GHC_TO_CLK_GPHY | GHC_TXMAC_CLK_GPHY;
cd0ff491 435 strcat(linkmsg, "1000 Mbps, ");
cd0ff491
GFT
436 break;
437 default:
438 break;
d7699f87 439 }
d7699f87 440
cd0ff491 441 if (phylink & PHY_LINK_DUPLEX) {
d7699f87 442 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT);
7ee473a3 443 ghc |= GHC_DPX;
cd0ff491 444 } else {
d7699f87 445 jwrite32(jme, JME_TXMCS, TXMCS_DEFAULT |
3bf61c55
GFT
446 TXMCS_BACKOFF |
447 TXMCS_CARRIERSENSE |
448 TXMCS_COLLISION);
8c198884
GFT
449 jwrite32(jme, JME_TXTRHD, TXTRHD_TXPEN |
450 ((0x2000 << TXTRHD_TXP_SHIFT) & TXTRHD_TXP) |
451 TXTRHD_TXREN |
452 ((8 << TXTRHD_TXRL_SHIFT) & TXTRHD_TXRL));
453 }
7ee473a3
GFT
454
455 gpreg1 = GPREG1_DEFAULT;
456 if (is_buggy250(jme->pdev->device, jme->chiprev)) {
457 if (!(phylink & PHY_LINK_DUPLEX))
458 gpreg1 |= GPREG1_HALFMODEPATCH;
459 switch (phylink & PHY_LINK_SPEED_MASK) {
460 case PHY_LINK_SPEED_10M:
461 jme_set_phyfifoa(jme);
462 gpreg1 |= GPREG1_RSSPATCH;
463 break;
464 case PHY_LINK_SPEED_100M:
465 jme_set_phyfifob(jme);
466 gpreg1 |= GPREG1_RSSPATCH;
467 break;
468 case PHY_LINK_SPEED_1000M:
469 jme_set_phyfifoa(jme);
470 break;
471 default:
472 break;
473 }
474 }
d7699f87 475
3b70a6fa 476 jwrite32(jme, JME_GPREG1, gpreg1);
fcf45b4c 477 jwrite32(jme, JME_GHC, ghc);
3b70a6fa 478 jme->reg_ghc = ghc;
fcf45b4c 479
3b70a6fa
GFT
480 strcat(linkmsg, (phylink & PHY_LINK_DUPLEX) ?
481 "Full-Duplex, " :
482 "Half-Duplex, ");
483 strcat(linkmsg, (phylink & PHY_LINK_MDI_STAT) ?
484 "MDI-X" :
485 "MDI");
cd0ff491
GFT
486 msg_link(jme, "Link is up at %s.\n", linkmsg);
487 netif_carrier_on(netdev);
488 } else {
489 if (testonly)
fcf45b4c
GFT
490 goto out;
491
cd0ff491 492 msg_link(jme, "Link is down.\n");
fcf45b4c 493 jme->phylink = 0;
cd0ff491 494 netif_carrier_off(netdev);
d7699f87 495 }
fcf45b4c
GFT
496
497out:
498 return rc;
d7699f87
GFT
499}
500
3bf61c55
GFT
501static int
502jme_setup_tx_resources(struct jme_adapter *jme)
d7699f87 503{
d7699f87
GFT
504 struct jme_ring *txring = &(jme->txring[0]);
505
506 txring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
b3821cc5
GFT
507 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
508 &(txring->dmaalloc),
509 GFP_ATOMIC);
fcf45b4c 510
0ede469c
GFT
511 if (!txring->alloc)
512 goto err_set_null;
d7699f87
GFT
513
514 /*
515 * 16 Bytes align
516 */
cd0ff491 517 txring->desc = (void *)ALIGN((unsigned long)(txring->alloc),
3bf61c55 518 RING_DESC_ALIGN);
4330c2f2 519 txring->dma = ALIGN(txring->dmaalloc, RING_DESC_ALIGN);
d7699f87 520 txring->next_to_use = 0;
cdcdc9eb 521 atomic_set(&txring->next_to_clean, 0);
b3821cc5 522 atomic_set(&txring->nr_free, jme->tx_ring_size);
d7699f87 523
0ede469c
GFT
524 txring->bufinf = kmalloc(sizeof(struct jme_buffer_info) *
525 jme->tx_ring_size, GFP_ATOMIC);
526 if (unlikely(!(txring->bufinf)))
527 goto err_free_txring;
528
d7699f87 529 /*
b3821cc5 530 * Initialize Transmit Descriptors
d7699f87 531 */
b3821cc5 532 memset(txring->alloc, 0, TX_RING_ALLOC_SIZE(jme->tx_ring_size));
3bf61c55 533 memset(txring->bufinf, 0,
b3821cc5 534 sizeof(struct jme_buffer_info) * jme->tx_ring_size);
d7699f87
GFT
535
536 return 0;
0ede469c
GFT
537
538err_free_txring:
539 dma_free_coherent(&(jme->pdev->dev),
540 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
541 txring->alloc,
542 txring->dmaalloc);
543
544err_set_null:
545 txring->desc = NULL;
546 txring->dmaalloc = 0;
547 txring->dma = 0;
548 txring->bufinf = NULL;
549
550 return -ENOMEM;
d7699f87
GFT
551}
552
3bf61c55
GFT
553static void
554jme_free_tx_resources(struct jme_adapter *jme)
d7699f87
GFT
555{
556 int i;
557 struct jme_ring *txring = &(jme->txring[0]);
0ede469c 558 struct jme_buffer_info *txbi;
d7699f87 559
cd0ff491 560 if (txring->alloc) {
0ede469c
GFT
561 if (txring->bufinf) {
562 for (i = 0 ; i < jme->tx_ring_size ; ++i) {
563 txbi = txring->bufinf + i;
564 if (txbi->skb) {
565 dev_kfree_skb(txbi->skb);
566 txbi->skb = NULL;
567 }
568 txbi->mapping = 0;
569 txbi->len = 0;
570 txbi->nr_desc = 0;
571 txbi->start_xmit = 0;
d7699f87 572 }
0ede469c 573 kfree(txring->bufinf);
d7699f87
GFT
574 }
575
576 dma_free_coherent(&(jme->pdev->dev),
b3821cc5 577 TX_RING_ALLOC_SIZE(jme->tx_ring_size),
d7699f87
GFT
578 txring->alloc,
579 txring->dmaalloc);
3bf61c55
GFT
580
581 txring->alloc = NULL;
582 txring->desc = NULL;
583 txring->dmaalloc = 0;
584 txring->dma = 0;
0ede469c 585 txring->bufinf = NULL;
d7699f87 586 }
3bf61c55 587 txring->next_to_use = 0;
cdcdc9eb 588 atomic_set(&txring->next_to_clean, 0);
79ce639c 589 atomic_set(&txring->nr_free, 0);
d7699f87
GFT
590}
591
cd0ff491 592static inline void
3bf61c55 593jme_enable_tx_engine(struct jme_adapter *jme)
d7699f87
GFT
594{
595 /*
596 * Select Queue 0
597 */
598 jwrite32(jme, JME_TXCS, TXCS_DEFAULT | TXCS_SELECT_QUEUE0);
cd0ff491 599 wmb();
d7699f87
GFT
600
601 /*
602 * Setup TX Queue 0 DMA Bass Address
603 */
fcf45b4c 604 jwrite32(jme, JME_TXDBA_LO, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
3bf61c55 605 jwrite32(jme, JME_TXDBA_HI, (__u64)(jme->txring[0].dma) >> 32);
fcf45b4c 606 jwrite32(jme, JME_TXNDA, (__u64)jme->txring[0].dma & 0xFFFFFFFFUL);
d7699f87
GFT
607
608 /*
609 * Setup TX Descptor Count
610 */
b3821cc5 611 jwrite32(jme, JME_TXQDC, jme->tx_ring_size);
d7699f87
GFT
612
613 /*
614 * Enable TX Engine
615 */
616 wmb();
4330c2f2
GFT
617 jwrite32(jme, JME_TXCS, jme->reg_txcs |
618 TXCS_SELECT_QUEUE0 |
619 TXCS_ENABLE);
d7699f87
GFT
620
621}
622
cd0ff491 623static inline void
29bdd921
GFT
624jme_restart_tx_engine(struct jme_adapter *jme)
625{
626 /*
627 * Restart TX Engine
628 */
629 jwrite32(jme, JME_TXCS, jme->reg_txcs |
630 TXCS_SELECT_QUEUE0 |
631 TXCS_ENABLE);
632}
633
cd0ff491 634static inline void
3bf61c55 635jme_disable_tx_engine(struct jme_adapter *jme)
d7699f87
GFT
636{
637 int i;
cd0ff491 638 u32 val;
d7699f87
GFT
639
640 /*
641 * Disable TX Engine
642 */
fcf45b4c 643 jwrite32(jme, JME_TXCS, jme->reg_txcs | TXCS_SELECT_QUEUE0);
cd0ff491 644 wmb();
d7699f87
GFT
645
646 val = jread32(jme, JME_TXCS);
cd0ff491 647 for (i = JME_TX_DISABLE_TIMEOUT ; (val & TXCS_ENABLE) && i > 0 ; --i) {
fcf45b4c 648 mdelay(1);
d7699f87 649 val = jread32(jme, JME_TXCS);
cd0ff491 650 rmb();
d7699f87
GFT
651 }
652
cd0ff491
GFT
653 if (!i)
654 jeprintk(jme->pdev, "Disable TX engine timeout.\n");
d7699f87
GFT
655}
656
3bf61c55
GFT
657static void
658jme_set_clean_rxdesc(struct jme_adapter *jme, int i)
d7699f87 659{
0ede469c 660 struct jme_ring *rxring = &(jme->rxring[0]);
cd0ff491 661 register struct rxdesc *rxdesc = rxring->desc;
4330c2f2
GFT
662 struct jme_buffer_info *rxbi = rxring->bufinf;
663 rxdesc += i;
664 rxbi += i;
665
666 rxdesc->dw[0] = 0;
667 rxdesc->dw[1] = 0;
3bf61c55 668 rxdesc->desc1.bufaddrh = cpu_to_le32((__u64)rxbi->mapping >> 32);
fcf45b4c
GFT
669 rxdesc->desc1.bufaddrl = cpu_to_le32(
670 (__u64)rxbi->mapping & 0xFFFFFFFFUL);
3bf61c55 671 rxdesc->desc1.datalen = cpu_to_le16(rxbi->len);
cd0ff491 672 if (jme->dev->features & NETIF_F_HIGHDMA)
3bf61c55 673 rxdesc->desc1.flags = RXFLAG_64BIT;
d7699f87 674 wmb();
3bf61c55 675 rxdesc->desc1.flags |= RXFLAG_OWN | RXFLAG_INT;
d7699f87
GFT
676}
677
3bf61c55
GFT
678static int
679jme_make_new_rx_buf(struct jme_adapter *jme, int i)
4330c2f2
GFT
680{
681 struct jme_ring *rxring = &(jme->rxring[0]);
b3821cc5 682 struct jme_buffer_info *rxbi = rxring->bufinf + i;
cd0ff491 683 struct sk_buff *skb;
4330c2f2 684
79ce639c
GFT
685 skb = netdev_alloc_skb(jme->dev,
686 jme->dev->mtu + RX_EXTRA_LEN);
cd0ff491 687 if (unlikely(!skb))
4330c2f2 688 return -ENOMEM;
3b70a6fa
GFT
689#if LINUX_VERSION_CODE < KERNEL_VERSION(2,6,19)
690 skb->dev = jme->dev;
691#endif
3bf61c55 692
4330c2f2 693 rxbi->skb = skb;
3bf61c55 694 rxbi->len = skb_tailroom(skb);
b3821cc5
GFT
695 rxbi->mapping = pci_map_page(jme->pdev,
696 virt_to_page(skb->data),
697 offset_in_page(skb->data),
698 rxbi->len,
699 PCI_DMA_FROMDEVICE);
4330c2f2
GFT
700
701 return 0;
702}
703
3bf61c55
GFT
704static void
705jme_free_rx_buf(struct jme_adapter *jme, int i)
4330c2f2
GFT
706{
707 struct jme_ring *rxring = &(jme->rxring[0]);
708 struct jme_buffer_info *rxbi = rxring->bufinf;
709 rxbi += i;
710
cd0ff491 711 if (rxbi->skb) {
b3821cc5 712 pci_unmap_page(jme->pdev,
4330c2f2 713 rxbi->mapping,
3bf61c55 714 rxbi->len,
4330c2f2
GFT
715 PCI_DMA_FROMDEVICE);
716 dev_kfree_skb(rxbi->skb);
717 rxbi->skb = NULL;
718 rxbi->mapping = 0;
3bf61c55 719 rxbi->len = 0;
4330c2f2
GFT
720 }
721}
722
3bf61c55
GFT
723static void
724jme_free_rx_resources(struct jme_adapter *jme)
725{
726 int i;
727 struct jme_ring *rxring = &(jme->rxring[0]);
728
cd0ff491 729 if (rxring->alloc) {
0ede469c
GFT
730 if (rxring->bufinf) {
731 for (i = 0 ; i < jme->rx_ring_size ; ++i)
732 jme_free_rx_buf(jme, i);
733 kfree(rxring->bufinf);
734 }
3bf61c55
GFT
735
736 dma_free_coherent(&(jme->pdev->dev),
b3821cc5 737 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
3bf61c55
GFT
738 rxring->alloc,
739 rxring->dmaalloc);
740 rxring->alloc = NULL;
741 rxring->desc = NULL;
742 rxring->dmaalloc = 0;
743 rxring->dma = 0;
0ede469c 744 rxring->bufinf = NULL;
3bf61c55
GFT
745 }
746 rxring->next_to_use = 0;
cdcdc9eb 747 atomic_set(&rxring->next_to_clean, 0);
3bf61c55
GFT
748}
749
750static int
751jme_setup_rx_resources(struct jme_adapter *jme)
d7699f87
GFT
752{
753 int i;
754 struct jme_ring *rxring = &(jme->rxring[0]);
755
756 rxring->alloc = dma_alloc_coherent(&(jme->pdev->dev),
b3821cc5
GFT
757 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
758 &(rxring->dmaalloc),
759 GFP_ATOMIC);
0ede469c
GFT
760 if (!rxring->alloc)
761 goto err_set_null;
d7699f87
GFT
762
763 /*
764 * 16 Bytes align
765 */
cd0ff491 766 rxring->desc = (void *)ALIGN((unsigned long)(rxring->alloc),
3bf61c55 767 RING_DESC_ALIGN);
4330c2f2 768 rxring->dma = ALIGN(rxring->dmaalloc, RING_DESC_ALIGN);
d7699f87 769 rxring->next_to_use = 0;
cdcdc9eb 770 atomic_set(&rxring->next_to_clean, 0);
d7699f87 771
0ede469c
GFT
772 rxring->bufinf = kmalloc(sizeof(struct jme_buffer_info) *
773 jme->rx_ring_size, GFP_ATOMIC);
774 if (unlikely(!(rxring->bufinf)))
775 goto err_free_rxring;
776
d7699f87
GFT
777 /*
778 * Initiallize Receive Descriptors
779 */
0ede469c
GFT
780 memset(rxring->bufinf, 0,
781 sizeof(struct jme_buffer_info) * jme->rx_ring_size);
cd0ff491
GFT
782 for (i = 0 ; i < jme->rx_ring_size ; ++i) {
783 if (unlikely(jme_make_new_rx_buf(jme, i))) {
3bf61c55
GFT
784 jme_free_rx_resources(jme);
785 return -ENOMEM;
786 }
d7699f87
GFT
787
788 jme_set_clean_rxdesc(jme, i);
789 }
790
d7699f87 791 return 0;
0ede469c
GFT
792
793err_free_rxring:
794 dma_free_coherent(&(jme->pdev->dev),
795 RX_RING_ALLOC_SIZE(jme->rx_ring_size),
796 rxring->alloc,
797 rxring->dmaalloc);
798err_set_null:
799 rxring->desc = NULL;
800 rxring->dmaalloc = 0;
801 rxring->dma = 0;
802 rxring->bufinf = NULL;
803
804 return -ENOMEM;
d7699f87
GFT
805}
806
cd0ff491 807static inline void
3bf61c55 808jme_enable_rx_engine(struct jme_adapter *jme)
d7699f87 809{
d7699f87 810 /*
cd0ff491
GFT
811 * Select Queue 0
812 */
813 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
814 RXCS_QUEUESEL_Q0);
815 wmb();
816
817 /*
d7699f87
GFT
818 * Setup RX DMA Bass Address
819 */
0ede469c 820 jwrite32(jme, JME_RXDBA_LO, (__u64)(jme->rxring[0].dma) & 0xFFFFFFFFUL);
3bf61c55 821 jwrite32(jme, JME_RXDBA_HI, (__u64)(jme->rxring[0].dma) >> 32);
0ede469c 822 jwrite32(jme, JME_RXNDA, (__u64)(jme->rxring[0].dma) & 0xFFFFFFFFUL);
d7699f87
GFT
823
824 /*
b3821cc5 825 * Setup RX Descriptor Count
d7699f87 826 */
b3821cc5 827 jwrite32(jme, JME_RXQDC, jme->rx_ring_size);
d7699f87 828
3bf61c55 829 /*
d7699f87
GFT
830 * Setup Unicast Filter
831 */
832 jme_set_multi(jme->dev);
833
834 /*
835 * Enable RX Engine
836 */
837 wmb();
79ce639c 838 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
4330c2f2
GFT
839 RXCS_QUEUESEL_Q0 |
840 RXCS_ENABLE |
841 RXCS_QST);
d7699f87
GFT
842}
843
cd0ff491 844static inline void
3bf61c55 845jme_restart_rx_engine(struct jme_adapter *jme)
4330c2f2
GFT
846{
847 /*
3bf61c55 848 * Start RX Engine
4330c2f2 849 */
79ce639c 850 jwrite32(jme, JME_RXCS, jme->reg_rxcs |
4330c2f2
GFT
851 RXCS_QUEUESEL_Q0 |
852 RXCS_ENABLE |
853 RXCS_QST);
854}
855
cd0ff491 856static inline void
3bf61c55 857jme_disable_rx_engine(struct jme_adapter *jme)
d7699f87
GFT
858{
859 int i;
cd0ff491 860 u32 val;
d7699f87
GFT
861
862 /*
863 * Disable RX Engine
864 */
29bdd921 865 jwrite32(jme, JME_RXCS, jme->reg_rxcs);
cd0ff491 866 wmb();
d7699f87
GFT
867
868 val = jread32(jme, JME_RXCS);
cd0ff491 869 for (i = JME_RX_DISABLE_TIMEOUT ; (val & RXCS_ENABLE) && i > 0 ; --i) {
29bdd921 870 mdelay(1);
d7699f87 871 val = jread32(jme, JME_RXCS);
cd0ff491 872 rmb();
d7699f87
GFT
873 }
874
cd0ff491
GFT
875 if (!i)
876 jeprintk(jme->pdev, "Disable RX engine timeout.\n");
d7699f87
GFT
877
878}
879
192570e0 880static int
cd0ff491 881jme_rxsum_ok(struct jme_adapter *jme, u16 flags)
192570e0 882{
cd0ff491 883 if (!(flags & (RXWBFLAG_TCPON | RXWBFLAG_UDPON | RXWBFLAG_IPV4)))
192570e0
GFT
884 return false;
885
0ede469c
GFT
886 if (unlikely((flags & (RXWBFLAG_MF | RXWBFLAG_TCPON | RXWBFLAG_TCPCS))
887 == RXWBFLAG_TCPON)) {
888 if (flags & RXWBFLAG_IPV4)
889 msg_rx_err(jme, "TCP Checksum error\n");
890 return false;
192570e0
GFT
891 }
892
0ede469c
GFT
893 if (unlikely((flags & (RXWBFLAG_MF | RXWBFLAG_UDPON | RXWBFLAG_UDPCS))
894 == RXWBFLAG_UDPON)) {
895 if (flags & RXWBFLAG_IPV4)
896 msg_rx_err(jme, "UDP Checksum error.\n");
897 return false;
192570e0
GFT
898 }
899
0ede469c
GFT
900 if (unlikely((flags & (RXWBFLAG_IPV4 | RXWBFLAG_IPCS))
901 == RXWBFLAG_IPV4)) {
cd0ff491 902 msg_rx_err(jme, "IPv4 Checksum error.\n");
0ede469c 903 return false;
192570e0
GFT
904 }
905
906 return true;
907}
908
3bf61c55 909static void
42b1055e 910jme_alloc_and_feed_skb(struct jme_adapter *jme, int idx)
d7699f87 911{
d7699f87 912 struct jme_ring *rxring = &(jme->rxring[0]);
cd0ff491 913 struct rxdesc *rxdesc = rxring->desc;
3bf61c55 914 struct jme_buffer_info *rxbi = rxring->bufinf;
d7699f87 915 struct sk_buff *skb;
3bf61c55 916 int framesize;
d7699f87 917
3bf61c55
GFT
918 rxdesc += idx;
919 rxbi += idx;
d7699f87 920
3bf61c55
GFT
921 skb = rxbi->skb;
922 pci_dma_sync_single_for_cpu(jme->pdev,
923 rxbi->mapping,
924 rxbi->len,
925 PCI_DMA_FROMDEVICE);
926
cd0ff491 927 if (unlikely(jme_make_new_rx_buf(jme, idx))) {
3bf61c55
GFT
928 pci_dma_sync_single_for_device(jme->pdev,
929 rxbi->mapping,
930 rxbi->len,
931 PCI_DMA_FROMDEVICE);
932
933 ++(NET_STAT(jme).rx_dropped);
cd0ff491 934 } else {
3bf61c55
GFT
935 framesize = le16_to_cpu(rxdesc->descwb.framesize)
936 - RX_PREPAD_SIZE;
937
938 skb_reserve(skb, RX_PREPAD_SIZE);
939 skb_put(skb, framesize);
940 skb->protocol = eth_type_trans(skb, jme->dev);
941
3b70a6fa 942 if (jme_rxsum_ok(jme, le16_to_cpu(rxdesc->descwb.flags)))
8c198884 943 skb->ip_summed = CHECKSUM_UNNECESSARY;
29bdd921
GFT
944 else
945 skb->ip_summed = CHECKSUM_NONE;
8c198884 946
3b70a6fa 947 if (rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_TAGON)) {
cd0ff491 948 if (jme->vlgrp) {
cdcdc9eb 949 jme->jme_vlan_rx(skb, jme->vlgrp,
3b70a6fa 950 le16_to_cpu(rxdesc->descwb.vlan));
b3821cc5
GFT
951 NET_STAT(jme).rx_bytes += 4;
952 }
cd0ff491 953 } else {
cdcdc9eb 954 jme->jme_rx(skb);
b3821cc5 955 }
3bf61c55 956
3b70a6fa
GFT
957 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_DEST)) ==
958 cpu_to_le16(RXWBFLAG_DEST_MUL))
3bf61c55
GFT
959 ++(NET_STAT(jme).multicast);
960
3bf61c55
GFT
961 NET_STAT(jme).rx_bytes += framesize;
962 ++(NET_STAT(jme).rx_packets);
963 }
964
965 jme_set_clean_rxdesc(jme, idx);
966
967}
968
8c198884 969static int
3bf61c55
GFT
970jme_process_receive(struct jme_adapter *jme, int limit)
971{
972 struct jme_ring *rxring = &(jme->rxring[0]);
cd0ff491 973 struct rxdesc *rxdesc = rxring->desc;
b3821cc5 974 int i, j, ccnt, desccnt, mask = jme->rx_ring_mask;
3bf61c55 975
cd0ff491 976 if (unlikely(!atomic_dec_and_test(&jme->rx_cleaning)))
192570e0
GFT
977 goto out_inc;
978
cd0ff491 979 if (unlikely(atomic_read(&jme->link_changing) != 1))
192570e0
GFT
980 goto out_inc;
981
cd0ff491 982 if (unlikely(!netif_carrier_ok(jme->dev)))
192570e0
GFT
983 goto out_inc;
984
cdcdc9eb 985 i = atomic_read(&rxring->next_to_clean);
0ede469c 986 while (limit > 0) {
3bf61c55
GFT
987 rxdesc = rxring->desc;
988 rxdesc += i;
989
3b70a6fa 990 if ((rxdesc->descwb.flags & cpu_to_le16(RXWBFLAG_OWN)) ||
3bf61c55
GFT
991 !(rxdesc->descwb.desccnt & RXWBDCNT_WBCPL))
992 goto out;
0ede469c 993 --limit;
d7699f87 994
4330c2f2
GFT
995 desccnt = rxdesc->descwb.desccnt & RXWBDCNT_DCNT;
996
cd0ff491 997 if (unlikely(desccnt > 1 ||
192570e0 998 rxdesc->descwb.errstat & RXWBERR_ALLERR)) {
d7699f87 999
cd0ff491 1000 if (rxdesc->descwb.errstat & RXWBERR_CRCERR)
3bf61c55 1001 ++(NET_STAT(jme).rx_crc_errors);
cd0ff491 1002 else if (rxdesc->descwb.errstat & RXWBERR_OVERUN)
3bf61c55
GFT
1003 ++(NET_STAT(jme).rx_fifo_errors);
1004 else
1005 ++(NET_STAT(jme).rx_errors);
4330c2f2 1006
cd0ff491 1007 if (desccnt > 1)
3bf61c55 1008 limit -= desccnt - 1;
4330c2f2 1009
cd0ff491 1010 for (j = i, ccnt = desccnt ; ccnt-- ; ) {
4330c2f2 1011 jme_set_clean_rxdesc(jme, j);
b3821cc5 1012 j = (j + 1) & (mask);
4330c2f2 1013 }
3bf61c55 1014
cd0ff491 1015 } else {
42b1055e 1016 jme_alloc_and_feed_skb(jme, i);
3bf61c55 1017 }
4330c2f2 1018
b3821cc5 1019 i = (i + desccnt) & (mask);
3bf61c55 1020 }
4330c2f2 1021
3bf61c55 1022out:
cdcdc9eb 1023 atomic_set(&rxring->next_to_clean, i);
4330c2f2 1024
192570e0
GFT
1025out_inc:
1026 atomic_inc(&jme->rx_cleaning);
1027
3bf61c55 1028 return limit > 0 ? limit : 0;
4330c2f2 1029
3bf61c55 1030}
d7699f87 1031
3bf61c55 1032static void
79ce639c
GFT
1033jme_attempt_pcc(struct dynpcc_info *dpi, int atmp)
1034{
cd0ff491 1035 if (likely(atmp == dpi->cur)) {
192570e0 1036 dpi->cnt = 0;
79ce639c 1037 return;
192570e0 1038 }
79ce639c 1039
cd0ff491 1040 if (dpi->attempt == atmp) {
79ce639c 1041 ++(dpi->cnt);
cd0ff491 1042 } else {
79ce639c
GFT
1043 dpi->attempt = atmp;
1044 dpi->cnt = 0;
1045 }
1046
1047}
1048
1049static void
1050jme_dynamic_pcc(struct jme_adapter *jme)
1051{
1052 register struct dynpcc_info *dpi = &(jme->dpi);
1053
cd0ff491 1054 if ((NET_STAT(jme).rx_bytes - dpi->last_bytes) > PCC_P3_THRESHOLD)
79ce639c 1055 jme_attempt_pcc(dpi, PCC_P3);
cd0ff491 1056 else if ((NET_STAT(jme).rx_packets - dpi->last_pkts) > PCC_P2_THRESHOLD
79ce639c
GFT
1057 || dpi->intr_cnt > PCC_INTR_THRESHOLD)
1058 jme_attempt_pcc(dpi, PCC_P2);
1059 else
1060 jme_attempt_pcc(dpi, PCC_P1);
1061
cd0ff491
GFT
1062 if (unlikely(dpi->attempt != dpi->cur && dpi->cnt > 5)) {
1063 if (dpi->attempt < dpi->cur)
1064 tasklet_schedule(&jme->rxclean_task);
79ce639c
GFT
1065 jme_set_rx_pcc(jme, dpi->attempt);
1066 dpi->cur = dpi->attempt;
1067 dpi->cnt = 0;
1068 }
1069}
1070
1071static void
1072jme_start_pcc_timer(struct jme_adapter *jme)
1073{
1074 struct dynpcc_info *dpi = &(jme->dpi);
1075 dpi->last_bytes = NET_STAT(jme).rx_bytes;
1076 dpi->last_pkts = NET_STAT(jme).rx_packets;
1077 dpi->intr_cnt = 0;
1078 jwrite32(jme, JME_TMCSR,
1079 TMCSR_EN | ((0xFFFFFF - PCC_INTERVAL_US) & TMCSR_CNT));
1080}
1081
cd0ff491 1082static inline void
29bdd921
GFT
1083jme_stop_pcc_timer(struct jme_adapter *jme)
1084{
1085 jwrite32(jme, JME_TMCSR, 0);
1086}
1087
1088static void
cd0ff491
GFT
1089jme_shutdown_nic(struct jme_adapter *jme)
1090{
1091 u32 phylink;
1092
1093 phylink = jme_linkstat_from_phy(jme);
1094
1095 if (!(phylink & PHY_LINK_UP)) {
1096 /*
1097 * Disable all interrupt before issue timer
1098 */
1099 jme_stop_irq(jme);
1100 jwrite32(jme, JME_TIMER2, TMCSR_EN | 0xFFFFFE);
1101 }
1102}
1103
1104static void
79ce639c
GFT
1105jme_pcc_tasklet(unsigned long arg)
1106{
cd0ff491 1107 struct jme_adapter *jme = (struct jme_adapter *)arg;
79ce639c
GFT
1108 struct net_device *netdev = jme->dev;
1109
cd0ff491
GFT
1110 if (unlikely(test_bit(JME_FLAG_SHUTDOWN, &jme->flags))) {
1111 jme_shutdown_nic(jme);
1112 return;
1113 }
29bdd921 1114
cd0ff491 1115 if (unlikely(!netif_carrier_ok(netdev) ||
29bdd921
GFT
1116 (atomic_read(&jme->link_changing) != 1)
1117 )) {
1118 jme_stop_pcc_timer(jme);
79ce639c
GFT
1119 return;
1120 }
29bdd921 1121
cd0ff491 1122 if (!(test_bit(JME_FLAG_POLL, &jme->flags)))
192570e0
GFT
1123 jme_dynamic_pcc(jme);
1124
79ce639c
GFT
1125 jme_start_pcc_timer(jme);
1126}
1127
cd0ff491 1128static inline void
192570e0
GFT
1129jme_polling_mode(struct jme_adapter *jme)
1130{
1131 jme_set_rx_pcc(jme, PCC_OFF);
1132}
1133
cd0ff491 1134static inline void
192570e0
GFT
1135jme_interrupt_mode(struct jme_adapter *jme)
1136{
1137 jme_set_rx_pcc(jme, PCC_P1);
1138}
1139
cd0ff491
GFT
1140static inline int
1141jme_pseudo_hotplug_enabled(struct jme_adapter *jme)
1142{
1143 u32 apmc;
1144 apmc = jread32(jme, JME_APMC);
1145 return apmc & JME_APMC_PSEUDO_HP_EN;
1146}
1147
1148static void
1149jme_start_shutdown_timer(struct jme_adapter *jme)
1150{
1151 u32 apmc;
1152
1153 apmc = jread32(jme, JME_APMC) | JME_APMC_PCIE_SD_EN;
1154 apmc &= ~JME_APMC_EPIEN_CTRL;
1155 if (!no_extplug) {
1156 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_EN);
1157 wmb();
1158 }
1159 jwrite32f(jme, JME_APMC, apmc);
1160
1161 jwrite32f(jme, JME_TIMER2, 0);
1162 set_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1163 jwrite32(jme, JME_TMCSR,
1164 TMCSR_EN | ((0xFFFFFF - APMC_PHP_SHUTDOWN_DELAY) & TMCSR_CNT));
1165}
1166
1167static void
1168jme_stop_shutdown_timer(struct jme_adapter *jme)
1169{
1170 u32 apmc;
1171
1172 jwrite32f(jme, JME_TMCSR, 0);
1173 jwrite32f(jme, JME_TIMER2, 0);
1174 clear_bit(JME_FLAG_SHUTDOWN, &jme->flags);
1175
1176 apmc = jread32(jme, JME_APMC);
1177 apmc &= ~(JME_APMC_PCIE_SD_EN | JME_APMC_EPIEN_CTRL);
1178 jwrite32f(jme, JME_APMC, apmc | JME_APMC_EPIEN_CTRL_DIS);
1179 wmb();
1180 jwrite32f(jme, JME_APMC, apmc);
1181}
1182
79ce639c 1183static void
3bf61c55
GFT
1184jme_link_change_tasklet(unsigned long arg)
1185{
cd0ff491 1186 struct jme_adapter *jme = (struct jme_adapter *)arg;
fcf45b4c 1187 struct net_device *netdev = jme->dev;
fcf45b4c
GFT
1188 int rc;
1189
cd0ff491
GFT
1190 while (!atomic_dec_and_test(&jme->link_changing)) {
1191 atomic_inc(&jme->link_changing);
1192 msg_intr(jme, "Get link change lock failed.\n");
58c92f28 1193 while (atomic_read(&jme->link_changing) != 1)
cd0ff491
GFT
1194 msg_intr(jme, "Waiting link change lock.\n");
1195 }
fcf45b4c 1196
cd0ff491 1197 if (jme_check_link(netdev, 1) && jme->old_mtu == netdev->mtu)
fcf45b4c
GFT
1198 goto out;
1199
29bdd921 1200 jme->old_mtu = netdev->mtu;
fcf45b4c 1201 netif_stop_queue(netdev);
cd0ff491
GFT
1202 if (jme_pseudo_hotplug_enabled(jme))
1203 jme_stop_shutdown_timer(jme);
1204
1205 jme_stop_pcc_timer(jme);
1206 tasklet_disable(&jme->txclean_task);
1207 tasklet_disable(&jme->rxclean_task);
1208 tasklet_disable(&jme->rxempty_task);
1209
1210 if (netif_carrier_ok(netdev)) {
1211 jme_reset_ghc_speed(jme);
1212 jme_disable_rx_engine(jme);
1213 jme_disable_tx_engine(jme);
fcf45b4c
GFT
1214 jme_reset_mac_processor(jme);
1215 jme_free_rx_resources(jme);
1216 jme_free_tx_resources(jme);
192570e0 1217
cd0ff491 1218 if (test_bit(JME_FLAG_POLL, &jme->flags))
192570e0 1219 jme_polling_mode(jme);
cd0ff491
GFT
1220
1221 netif_carrier_off(netdev);
fcf45b4c
GFT
1222 }
1223
1224 jme_check_link(netdev, 0);
cd0ff491 1225 if (netif_carrier_ok(netdev)) {
fcf45b4c 1226 rc = jme_setup_rx_resources(jme);
cd0ff491
GFT
1227 if (rc) {
1228 jeprintk(jme->pdev, "Allocating resources for RX error"
fcf45b4c 1229 ", Device STOPPED!\n");
cd0ff491 1230 goto out_enable_tasklet;
fcf45b4c
GFT
1231 }
1232
fcf45b4c 1233 rc = jme_setup_tx_resources(jme);
cd0ff491
GFT
1234 if (rc) {
1235 jeprintk(jme->pdev, "Allocating resources for TX error"
fcf45b4c
GFT
1236 ", Device STOPPED!\n");
1237 goto err_out_free_rx_resources;
1238 }
1239
1240 jme_enable_rx_engine(jme);
1241 jme_enable_tx_engine(jme);
1242
1243 netif_start_queue(netdev);
192570e0 1244
cd0ff491 1245 if (test_bit(JME_FLAG_POLL, &jme->flags))
192570e0 1246 jme_interrupt_mode(jme);
192570e0 1247
79ce639c 1248 jme_start_pcc_timer(jme);
cd0ff491
GFT
1249 } else if (jme_pseudo_hotplug_enabled(jme)) {
1250 jme_start_shutdown_timer(jme);
fcf45b4c
GFT
1251 }
1252
cd0ff491 1253 goto out_enable_tasklet;
fcf45b4c
GFT
1254
1255err_out_free_rx_resources:
1256 jme_free_rx_resources(jme);
cd0ff491
GFT
1257out_enable_tasklet:
1258 tasklet_enable(&jme->txclean_task);
1259 tasklet_hi_enable(&jme->rxclean_task);
1260 tasklet_hi_enable(&jme->rxempty_task);
fcf45b4c
GFT
1261out:
1262 atomic_inc(&jme->link_changing);
3bf61c55 1263}
d7699f87 1264
3bf61c55
GFT
1265static void
1266jme_rx_clean_tasklet(unsigned long arg)
1267{
cd0ff491 1268 struct jme_adapter *jme = (struct jme_adapter *)arg;
79ce639c 1269 struct dynpcc_info *dpi = &(jme->dpi);
d7699f87 1270
192570e0
GFT
1271 jme_process_receive(jme, jme->rx_ring_size);
1272 ++(dpi->intr_cnt);
42b1055e 1273
192570e0 1274}
fcf45b4c 1275
192570e0 1276static int
cdcdc9eb 1277jme_poll(JME_NAPI_HOLDER(holder), JME_NAPI_WEIGHT(budget))
192570e0 1278{
cdcdc9eb 1279 struct jme_adapter *jme = jme_napi_priv(holder);
3b70a6fa 1280 DECLARE_NETDEV
192570e0 1281 int rest;
fcf45b4c 1282
cdcdc9eb 1283 rest = jme_process_receive(jme, JME_NAPI_WEIGHT_VAL(budget));
fcf45b4c 1284
cd0ff491 1285 while (atomic_read(&jme->rx_empty) > 0) {
cdcdc9eb 1286 atomic_dec(&jme->rx_empty);
192570e0
GFT
1287 ++(NET_STAT(jme).rx_dropped);
1288 jme_restart_rx_engine(jme);
1289 }
1290 atomic_inc(&jme->rx_empty);
1291
cd0ff491 1292 if (rest) {
cdcdc9eb 1293 JME_RX_COMPLETE(netdev, holder);
192570e0
GFT
1294 jme_interrupt_mode(jme);
1295 }
1296
cdcdc9eb
GFT
1297 JME_NAPI_WEIGHT_SET(budget, rest);
1298 return JME_NAPI_WEIGHT_VAL(budget) - rest;
fcf45b4c
GFT
1299}
1300
1301static void
1302jme_rx_empty_tasklet(unsigned long arg)
1303{
cd0ff491 1304 struct jme_adapter *jme = (struct jme_adapter *)arg;
fcf45b4c 1305
cd0ff491 1306 if (unlikely(atomic_read(&jme->link_changing) != 1))
fcf45b4c
GFT
1307 return;
1308
cd0ff491 1309 if (unlikely(!netif_carrier_ok(jme->dev)))
fcf45b4c
GFT
1310 return;
1311
cd0ff491 1312 msg_rx_status(jme, "RX Queue Full!\n");
29bdd921 1313
fcf45b4c 1314 jme_rx_clean_tasklet(arg);
cdcdc9eb 1315
cd0ff491 1316 while (atomic_read(&jme->rx_empty) > 0) {
cdcdc9eb
GFT
1317 atomic_dec(&jme->rx_empty);
1318 ++(NET_STAT(jme).rx_dropped);
1319 jme_restart_rx_engine(jme);
1320 }
1321 atomic_inc(&jme->rx_empty);
4330c2f2
GFT
1322}
1323
3bf61c55 1324static void
b3821cc5
GFT
1325jme_wake_queue_if_stopped(struct jme_adapter *jme)
1326{
0ede469c 1327 struct jme_ring *txring = &(jme->txring[0]);
b3821cc5
GFT
1328
1329 smp_wmb();
cd0ff491 1330 if (unlikely(netif_queue_stopped(jme->dev) &&
b3821cc5 1331 atomic_read(&txring->nr_free) >= (jme->tx_wake_threshold))) {
cd0ff491 1332 msg_tx_done(jme, "TX Queue Waked.\n");
b3821cc5 1333 netif_wake_queue(jme->dev);
b3821cc5
GFT
1334 }
1335
1336}
1337
1338static void
3bf61c55 1339jme_tx_clean_tasklet(unsigned long arg)
4330c2f2 1340{
cd0ff491 1341 struct jme_adapter *jme = (struct jme_adapter *)arg;
3bf61c55 1342 struct jme_ring *txring = &(jme->txring[0]);
cd0ff491 1343 struct txdesc *txdesc = txring->desc;
3bf61c55 1344 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi, *ttxbi;
b3821cc5 1345 int i, j, cnt = 0, max, err, mask;
3bf61c55 1346
cd0ff491
GFT
1347 tx_dbg(jme, "Into txclean.\n");
1348
1349 if (unlikely(!atomic_dec_and_test(&jme->tx_cleaning)))
fcf45b4c
GFT
1350 goto out;
1351
cd0ff491 1352 if (unlikely(atomic_read(&jme->link_changing) != 1))
fcf45b4c
GFT
1353 goto out;
1354
cd0ff491 1355 if (unlikely(!netif_carrier_ok(jme->dev)))
fcf45b4c
GFT
1356 goto out;
1357
b3821cc5
GFT
1358 max = jme->tx_ring_size - atomic_read(&txring->nr_free);
1359 mask = jme->tx_ring_mask;
3bf61c55 1360
cd0ff491 1361 for (i = atomic_read(&txring->next_to_clean) ; cnt < max ; ) {
3bf61c55
GFT
1362
1363 ctxbi = txbi + i;
1364
cd0ff491 1365 if (likely(ctxbi->skb &&
b3821cc5 1366 !(txdesc[i].descwb.flags & TXWBFLAG_OWN))) {
8c198884 1367
cd0ff491
GFT
1368 tx_dbg(jme, "txclean: %d+%d@%lu\n",
1369 i, ctxbi->nr_desc, jiffies);
3bf61c55 1370
cd0ff491 1371 err = txdesc[i].descwb.flags & TXWBFLAG_ALLERR;
3bf61c55 1372
cd0ff491 1373 for (j = 1 ; j < ctxbi->nr_desc ; ++j) {
b3821cc5
GFT
1374 ttxbi = txbi + ((i + j) & (mask));
1375 txdesc[(i + j) & (mask)].dw[0] = 0;
3bf61c55 1376
b3821cc5 1377 pci_unmap_page(jme->pdev,
3bf61c55
GFT
1378 ttxbi->mapping,
1379 ttxbi->len,
1380 PCI_DMA_TODEVICE);
1381
3bf61c55
GFT
1382 ttxbi->mapping = 0;
1383 ttxbi->len = 0;
1384 }
1385
1386 dev_kfree_skb(ctxbi->skb);
3bf61c55
GFT
1387
1388 cnt += ctxbi->nr_desc;
1389
cd0ff491 1390 if (unlikely(err)) {
8c198884 1391 ++(NET_STAT(jme).tx_carrier_errors);
cd0ff491 1392 } else {
8c198884 1393 ++(NET_STAT(jme).tx_packets);
b3821cc5
GFT
1394 NET_STAT(jme).tx_bytes += ctxbi->len;
1395 }
1396
1397 ctxbi->skb = NULL;
1398 ctxbi->len = 0;
cdcdc9eb 1399 ctxbi->start_xmit = 0;
cd0ff491
GFT
1400
1401 } else {
3bf61c55
GFT
1402 break;
1403 }
1404
b3821cc5 1405 i = (i + ctxbi->nr_desc) & mask;
3bf61c55
GFT
1406
1407 ctxbi->nr_desc = 0;
d7699f87
GFT
1408 }
1409
cd0ff491 1410 tx_dbg(jme, "txclean: done %d@%lu.\n", i, jiffies);
cdcdc9eb 1411 atomic_set(&txring->next_to_clean, i);
79ce639c 1412 atomic_add(cnt, &txring->nr_free);
3bf61c55 1413
b3821cc5
GFT
1414 jme_wake_queue_if_stopped(jme);
1415
fcf45b4c
GFT
1416out:
1417 atomic_inc(&jme->tx_cleaning);
d7699f87
GFT
1418}
1419
79ce639c 1420static void
cd0ff491 1421jme_intr_msi(struct jme_adapter *jme, u32 intrstat)
d7699f87 1422{
3bf61c55
GFT
1423 /*
1424 * Disable interrupt
1425 */
1426 jwrite32f(jme, JME_IENC, INTR_ENABLE);
d7699f87 1427
cd0ff491 1428 if (intrstat & (INTR_LINKCH | INTR_SWINTR)) {
47220951
GFT
1429 /*
1430 * Link change event is critical
1431 * all other events are ignored
1432 */
1433 jwrite32(jme, JME_IEVE, intrstat);
3bf61c55 1434 tasklet_schedule(&jme->linkch_task);
29bdd921 1435 goto out_reenable;
fcf45b4c 1436 }
d7699f87 1437
cd0ff491 1438 if (intrstat & INTR_TMINTR) {
47220951 1439 jwrite32(jme, JME_IEVE, INTR_TMINTR);
79ce639c 1440 tasklet_schedule(&jme->pcc_task);
47220951 1441 }
79ce639c 1442
cd0ff491 1443 if (intrstat & (INTR_PCCTXTO | INTR_PCCTX)) {
47220951 1444 jwrite32(jme, JME_IEVE, INTR_PCCTXTO | INTR_PCCTX | INTR_TX0);
4330c2f2 1445 tasklet_schedule(&jme->txclean_task);
47220951
GFT
1446 }
1447
cd0ff491 1448 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
47220951
GFT
1449 jwrite32(jme, JME_IEVE, (intrstat & (INTR_PCCRX0TO |
1450 INTR_PCCRX0 |
1451 INTR_RX0EMP)) |
1452 INTR_RX0);
1453 }
d7699f87 1454
cd0ff491
GFT
1455 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
1456 if (intrstat & INTR_RX0EMP)
192570e0
GFT
1457 atomic_inc(&jme->rx_empty);
1458
cd0ff491
GFT
1459 if ((intrstat & (INTR_PCCRX0TO | INTR_PCCRX0 | INTR_RX0EMP))) {
1460 if (likely(JME_RX_SCHEDULE_PREP(jme))) {
192570e0 1461 jme_polling_mode(jme);
cdcdc9eb 1462 JME_RX_SCHEDULE(jme);
192570e0
GFT
1463 }
1464 }
cd0ff491
GFT
1465 } else {
1466 if (intrstat & INTR_RX0EMP) {
cdcdc9eb 1467 atomic_inc(&jme->rx_empty);
cd0ff491
GFT
1468 tasklet_hi_schedule(&jme->rxempty_task);
1469 } else if (intrstat & (INTR_PCCRX0TO | INTR_PCCRX0)) {
1470 tasklet_hi_schedule(&jme->rxclean_task);
cdcdc9eb 1471 }
4330c2f2 1472 }
d7699f87 1473
29bdd921 1474out_reenable:
3bf61c55 1475 /*
fcf45b4c 1476 * Re-enable interrupt
3bf61c55 1477 */
fcf45b4c 1478 jwrite32f(jme, JME_IENS, INTR_ENABLE);
79ce639c
GFT
1479}
1480
3b70a6fa
GFT
1481#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,18)
1482static irqreturn_t
1483jme_intr(int irq, void *dev_id, struct pt_regs *regs)
1484#else
79ce639c
GFT
1485static irqreturn_t
1486jme_intr(int irq, void *dev_id)
3b70a6fa 1487#endif
79ce639c 1488{
cd0ff491
GFT
1489 struct net_device *netdev = dev_id;
1490 struct jme_adapter *jme = netdev_priv(netdev);
1491 u32 intrstat;
79ce639c
GFT
1492
1493 intrstat = jread32(jme, JME_IEVE);
1494
1495 /*
1496 * Check if it's really an interrupt for us
1497 */
7ee473a3 1498 if (unlikely((intrstat & INTR_ENABLE) == 0))
29bdd921 1499 return IRQ_NONE;
79ce639c
GFT
1500
1501 /*
1502 * Check if the device still exist
1503 */
cd0ff491
GFT
1504 if (unlikely(intrstat == ~((typeof(intrstat))0)))
1505 return IRQ_NONE;
79ce639c
GFT
1506
1507 jme_intr_msi(jme, intrstat);
1508
cd0ff491 1509 return IRQ_HANDLED;
d7699f87
GFT
1510}
1511
3b70a6fa
GFT
1512#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,18)
1513static irqreturn_t
1514jme_msi(int irq, void *dev_id, struct pt_regs *regs)
1515#else
79ce639c
GFT
1516static irqreturn_t
1517jme_msi(int irq, void *dev_id)
3b70a6fa 1518#endif
79ce639c 1519{
cd0ff491
GFT
1520 struct net_device *netdev = dev_id;
1521 struct jme_adapter *jme = netdev_priv(netdev);
1522 u32 intrstat;
79ce639c 1523
0ede469c 1524 intrstat = jread32(jme, JME_IEVE);
79ce639c
GFT
1525
1526 jme_intr_msi(jme, intrstat);
1527
cd0ff491 1528 return IRQ_HANDLED;
79ce639c
GFT
1529}
1530
79ce639c
GFT
1531static void
1532jme_reset_link(struct jme_adapter *jme)
1533{
1534 jwrite32(jme, JME_TMCSR, TMCSR_SWIT);
1535}
1536
fcf45b4c
GFT
1537static void
1538jme_restart_an(struct jme_adapter *jme)
1539{
cd0ff491 1540 u32 bmcr;
fcf45b4c 1541
cd0ff491 1542 spin_lock_bh(&jme->phy_lock);
fcf45b4c
GFT
1543 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1544 bmcr |= (BMCR_ANENABLE | BMCR_ANRESTART);
1545 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, bmcr);
cd0ff491 1546 spin_unlock_bh(&jme->phy_lock);
79ce639c
GFT
1547}
1548
1549static int
1550jme_request_irq(struct jme_adapter *jme)
1551{
1552 int rc;
cd0ff491 1553 struct net_device *netdev = jme->dev;
3b70a6fa
GFT
1554#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,18)
1555 irqreturn_t (*handler)(int, void *, struct pt_regs *) = jme_intr;
1556 int irq_flags = SA_SHIRQ;
1557#else
cd0ff491
GFT
1558 irq_handler_t handler = jme_intr;
1559 int irq_flags = IRQF_SHARED;
3b70a6fa 1560#endif
cd0ff491
GFT
1561
1562 if (!pci_enable_msi(jme->pdev)) {
1563 set_bit(JME_FLAG_MSI, &jme->flags);
1564 handler = jme_msi;
1565 irq_flags = 0;
1566 }
1567
1568 rc = request_irq(jme->pdev->irq, handler, irq_flags, netdev->name,
1569 netdev);
1570 if (rc) {
1571 jeprintk(jme->pdev,
b3821cc5 1572 "Unable to request %s interrupt (return: %d)\n",
cd0ff491
GFT
1573 test_bit(JME_FLAG_MSI, &jme->flags) ? "MSI" : "INTx",
1574 rc);
79ce639c 1575
cd0ff491
GFT
1576 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1577 pci_disable_msi(jme->pdev);
1578 clear_bit(JME_FLAG_MSI, &jme->flags);
79ce639c 1579 }
cd0ff491 1580 } else {
79ce639c
GFT
1581 netdev->irq = jme->pdev->irq;
1582 }
1583
cd0ff491 1584 return rc;
79ce639c
GFT
1585}
1586
1587static void
1588jme_free_irq(struct jme_adapter *jme)
1589{
cd0ff491
GFT
1590 free_irq(jme->pdev->irq, jme->dev);
1591 if (test_bit(JME_FLAG_MSI, &jme->flags)) {
1592 pci_disable_msi(jme->pdev);
1593 clear_bit(JME_FLAG_MSI, &jme->flags);
79ce639c 1594 jme->dev->irq = jme->pdev->irq;
cd0ff491 1595 }
fcf45b4c
GFT
1596}
1597
3bf61c55
GFT
1598static int
1599jme_open(struct net_device *netdev)
d7699f87
GFT
1600{
1601 struct jme_adapter *jme = netdev_priv(netdev);
cd0ff491 1602 int rc;
79ce639c 1603
42b1055e 1604 jme_clear_pm(jme);
cdcdc9eb 1605 JME_NAPI_ENABLE(jme);
d7699f87 1606
0ede469c 1607 tasklet_enable(&jme->linkch_task);
cd0ff491
GFT
1608 tasklet_enable(&jme->txclean_task);
1609 tasklet_hi_enable(&jme->rxclean_task);
1610 tasklet_hi_enable(&jme->rxempty_task);
1611
79ce639c 1612 rc = jme_request_irq(jme);
cd0ff491 1613 if (rc)
4330c2f2 1614 goto err_out;
79ce639c 1615
d7699f87 1616 jme_start_irq(jme);
42b1055e 1617
cd0ff491 1618 if (test_bit(JME_FLAG_SSET, &jme->flags))
42b1055e
GFT
1619 jme_set_settings(netdev, &jme->old_ecmd);
1620 else
1621 jme_reset_phy_processor(jme);
1622
29bdd921 1623 jme_reset_link(jme);
d7699f87
GFT
1624
1625 return 0;
1626
d7699f87
GFT
1627err_out:
1628 netif_stop_queue(netdev);
1629 netif_carrier_off(netdev);
4330c2f2 1630 return rc;
d7699f87
GFT
1631}
1632
7ee473a3 1633#ifdef CONFIG_PM
42b1055e
GFT
1634static void
1635jme_set_100m_half(struct jme_adapter *jme)
1636{
cd0ff491 1637 u32 bmcr, tmp;
42b1055e
GFT
1638
1639 bmcr = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_BMCR);
1640 tmp = bmcr & ~(BMCR_ANENABLE | BMCR_SPEED100 |
1641 BMCR_SPEED1000 | BMCR_FULLDPLX);
1642 tmp |= BMCR_SPEED100;
1643
1644 if (bmcr != tmp)
1645 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, tmp);
1646
cd0ff491 1647 if (jme->fpgaver)
cdcdc9eb
GFT
1648 jwrite32(jme, JME_GHC, GHC_SPEED_100M | GHC_LINK_POLL);
1649 else
1650 jwrite32(jme, JME_GHC, GHC_SPEED_100M);
42b1055e
GFT
1651}
1652
47220951
GFT
1653#define JME_WAIT_LINK_TIME 2000 /* 2000ms */
1654static void
1655jme_wait_link(struct jme_adapter *jme)
1656{
cd0ff491 1657 u32 phylink, to = JME_WAIT_LINK_TIME;
47220951
GFT
1658
1659 mdelay(1000);
1660 phylink = jme_linkstat_from_phy(jme);
cd0ff491 1661 while (!(phylink & PHY_LINK_UP) && (to -= 10) > 0) {
47220951
GFT
1662 mdelay(10);
1663 phylink = jme_linkstat_from_phy(jme);
1664 }
1665}
7ee473a3 1666#endif
47220951 1667
cd0ff491 1668static inline void
42b1055e
GFT
1669jme_phy_off(struct jme_adapter *jme)
1670{
1671 jme_mdio_write(jme->dev, jme->mii_if.phy_id, MII_BMCR, BMCR_PDOWN);
1672}
1673
3bf61c55
GFT
1674static int
1675jme_close(struct net_device *netdev)
d7699f87
GFT
1676{
1677 struct jme_adapter *jme = netdev_priv(netdev);
1678
1679 netif_stop_queue(netdev);
1680 netif_carrier_off(netdev);
1681
1682 jme_stop_irq(jme);
79ce639c 1683 jme_free_irq(jme);
d7699f87 1684
cdcdc9eb 1685 JME_NAPI_DISABLE(jme);
192570e0 1686
0ede469c
GFT
1687 tasklet_disable(&jme->linkch_task);
1688 tasklet_disable(&jme->txclean_task);
1689 tasklet_disable(&jme->rxclean_task);
1690 tasklet_disable(&jme->rxempty_task);
8c198884 1691
cd0ff491
GFT
1692 jme_reset_ghc_speed(jme);
1693 jme_disable_rx_engine(jme);
1694 jme_disable_tx_engine(jme);
8c198884 1695 jme_reset_mac_processor(jme);
d7699f87
GFT
1696 jme_free_rx_resources(jme);
1697 jme_free_tx_resources(jme);
42b1055e 1698 jme->phylink = 0;
b3821cc5
GFT
1699 jme_phy_off(jme);
1700
1701 return 0;
1702}
1703
1704static int
1705jme_alloc_txdesc(struct jme_adapter *jme,
1706 struct sk_buff *skb)
1707{
0ede469c 1708 struct jme_ring *txring = &(jme->txring[0]);
b3821cc5
GFT
1709 int idx, nr_alloc, mask = jme->tx_ring_mask;
1710
1711 idx = txring->next_to_use;
1712 nr_alloc = skb_shinfo(skb)->nr_frags + 2;
1713
cd0ff491 1714 if (unlikely(atomic_read(&txring->nr_free) < nr_alloc))
b3821cc5
GFT
1715 return -1;
1716
1717 atomic_sub(nr_alloc, &txring->nr_free);
42b1055e 1718
b3821cc5
GFT
1719 txring->next_to_use = (txring->next_to_use + nr_alloc) & mask;
1720
1721 return idx;
1722}
1723
1724static void
1725jme_fill_tx_map(struct pci_dev *pdev,
cd0ff491 1726 struct txdesc *txdesc,
b3821cc5
GFT
1727 struct jme_buffer_info *txbi,
1728 struct page *page,
cd0ff491
GFT
1729 u32 page_offset,
1730 u32 len,
1731 u8 hidma)
b3821cc5
GFT
1732{
1733 dma_addr_t dmaaddr;
1734
1735 dmaaddr = pci_map_page(pdev,
1736 page,
1737 page_offset,
1738 len,
1739 PCI_DMA_TODEVICE);
1740
1741 pci_dma_sync_single_for_device(pdev,
1742 dmaaddr,
1743 len,
1744 PCI_DMA_TODEVICE);
1745
1746 txdesc->dw[0] = 0;
1747 txdesc->dw[1] = 0;
1748 txdesc->desc2.flags = TXFLAG_OWN;
cd0ff491 1749 txdesc->desc2.flags |= (hidma) ? TXFLAG_64BIT : 0;
b3821cc5
GFT
1750 txdesc->desc2.datalen = cpu_to_le16(len);
1751 txdesc->desc2.bufaddrh = cpu_to_le32((__u64)dmaaddr >> 32);
1752 txdesc->desc2.bufaddrl = cpu_to_le32(
1753 (__u64)dmaaddr & 0xFFFFFFFFUL);
1754
1755 txbi->mapping = dmaaddr;
1756 txbi->len = len;
1757}
1758
1759static void
1760jme_map_tx_skb(struct jme_adapter *jme, struct sk_buff *skb, int idx)
1761{
0ede469c 1762 struct jme_ring *txring = &(jme->txring[0]);
cd0ff491 1763 struct txdesc *txdesc = txring->desc, *ctxdesc;
b3821cc5 1764 struct jme_buffer_info *txbi = txring->bufinf, *ctxbi;
cd0ff491 1765 u8 hidma = jme->dev->features & NETIF_F_HIGHDMA;
b3821cc5
GFT
1766 int i, nr_frags = skb_shinfo(skb)->nr_frags;
1767 int mask = jme->tx_ring_mask;
1768 struct skb_frag_struct *frag;
cd0ff491 1769 u32 len;
b3821cc5 1770
cd0ff491
GFT
1771 for (i = 0 ; i < nr_frags ; ++i) {
1772 frag = &skb_shinfo(skb)->frags[i];
b3821cc5
GFT
1773 ctxdesc = txdesc + ((idx + i + 2) & (mask));
1774 ctxbi = txbi + ((idx + i + 2) & (mask));
1775
1776 jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi, frag->page,
1777 frag->page_offset, frag->size, hidma);
42b1055e 1778 }
b3821cc5 1779
cd0ff491 1780 len = skb_is_nonlinear(skb) ? skb_headlen(skb) : skb->len;
b3821cc5
GFT
1781 ctxdesc = txdesc + ((idx + 1) & (mask));
1782 ctxbi = txbi + ((idx + 1) & (mask));
1783 jme_fill_tx_map(jme->pdev, ctxdesc, ctxbi, virt_to_page(skb->data),
1784 offset_in_page(skb->data), len, hidma);
1785
1786}
1787
1788static int
1789jme_expand_header(struct jme_adapter *jme, struct sk_buff *skb)
1790{
3b70a6fa 1791 if (unlikely(
0ede469c 1792#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,17)
3b70a6fa
GFT
1793 skb_shinfo(skb)->tso_size
1794#else
1795 skb_shinfo(skb)->gso_size
1796#endif
1797 && skb_header_cloned(skb) &&
b3821cc5
GFT
1798 pskb_expand_head(skb, 0, 0, GFP_ATOMIC))) {
1799 dev_kfree_skb(skb);
1800 return -1;
1801 }
1802
1803 return 0;
1804}
1805
1806static int
3b70a6fa 1807jme_tx_tso(struct sk_buff *skb, __le16 *mss, u8 *flags)
b3821cc5 1808{
0ede469c 1809#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,17)
3b70a6fa
GFT
1810 *mss = cpu_to_le16(skb_shinfo(skb)->tso_size << TXDESC_MSS_SHIFT);
1811#else
1812 *mss = cpu_to_le16(skb_shinfo(skb)->gso_size << TXDESC_MSS_SHIFT);
1813#endif
cd0ff491 1814 if (*mss) {
b3821cc5
GFT
1815 *flags |= TXFLAG_LSEN;
1816
cd0ff491 1817 if (skb->protocol == htons(ETH_P_IP)) {
b3821cc5
GFT
1818 struct iphdr *iph = ip_hdr(skb);
1819
1820 iph->check = 0;
cd0ff491 1821 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
b3821cc5
GFT
1822 iph->daddr, 0,
1823 IPPROTO_TCP,
1824 0);
cd0ff491 1825 } else {
b3821cc5
GFT
1826 struct ipv6hdr *ip6h = ipv6_hdr(skb);
1827
cd0ff491 1828 tcp_hdr(skb)->check = ~csum_ipv6_magic(&ip6h->saddr,
b3821cc5
GFT
1829 &ip6h->daddr, 0,
1830 IPPROTO_TCP,
1831 0);
1832 }
1833
1834 return 0;
1835 }
1836
1837 return 1;
1838}
1839
1840static void
cd0ff491 1841jme_tx_csum(struct jme_adapter *jme, struct sk_buff *skb, u8 *flags)
b3821cc5 1842{
3b70a6fa
GFT
1843#ifdef CHECKSUM_PARTIAL
1844 if (skb->ip_summed == CHECKSUM_PARTIAL)
1845#else
1846 if (skb->ip_summed == CHECKSUM_HW)
1847#endif
1848 {
cd0ff491 1849 u8 ip_proto;
b3821cc5 1850
3b70a6fa
GFT
1851#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,21)
1852 if (skb->protocol == htons(ETH_P_IP))
1853 ip_proto = ip_hdr(skb)->protocol;
1854 else if (skb->protocol == htons(ETH_P_IPV6))
1855 ip_proto = ipv6_hdr(skb)->nexthdr;
1856 else
1857 ip_proto = 0;
1858#else
b3821cc5 1859 switch (skb->protocol) {
cd0ff491 1860 case htons(ETH_P_IP):
b3821cc5
GFT
1861 ip_proto = ip_hdr(skb)->protocol;
1862 break;
cd0ff491 1863 case htons(ETH_P_IPV6):
b3821cc5
GFT
1864 ip_proto = ipv6_hdr(skb)->nexthdr;
1865 break;
1866 default:
1867 ip_proto = 0;
1868 break;
1869 }
3b70a6fa 1870#endif
b3821cc5 1871
cd0ff491 1872 switch (ip_proto) {
b3821cc5
GFT
1873 case IPPROTO_TCP:
1874 *flags |= TXFLAG_TCPCS;
1875 break;
1876 case IPPROTO_UDP:
1877 *flags |= TXFLAG_UDPCS;
1878 break;
1879 default:
cd0ff491 1880 msg_tx_err(jme, "Error upper layer protocol.\n");
b3821cc5
GFT
1881 break;
1882 }
1883 }
1884}
1885
cd0ff491 1886static inline void
3b70a6fa 1887jme_tx_vlan(struct sk_buff *skb, __le16 *vlan, u8 *flags)
b3821cc5 1888{
cd0ff491 1889 if (vlan_tx_tag_present(skb)) {
b3821cc5 1890 *flags |= TXFLAG_TAGON;
3b70a6fa 1891 *vlan = cpu_to_le16(vlan_tx_tag_get(skb));
42b1055e 1892 }
b3821cc5
GFT
1893}
1894
1895static int
3b70a6fa 1896jme_fill_tx_desc(struct jme_adapter *jme, struct sk_buff *skb, int idx)
b3821cc5 1897{
0ede469c 1898 struct jme_ring *txring = &(jme->txring[0]);
cd0ff491 1899 struct txdesc *txdesc;
b3821cc5 1900 struct jme_buffer_info *txbi;
cd0ff491 1901 u8 flags;
b3821cc5 1902
cd0ff491 1903 txdesc = (struct txdesc *)txring->desc + idx;
b3821cc5
GFT
1904 txbi = txring->bufinf + idx;
1905
1906 txdesc->dw[0] = 0;
1907 txdesc->dw[1] = 0;
1908 txdesc->dw[2] = 0;
1909 txdesc->dw[3] = 0;
1910 txdesc->desc1.pktsize = cpu_to_le16(skb->len);
1911 /*
1912 * Set OWN bit at final.
1913 * When kernel transmit faster than NIC.
1914 * And NIC trying to send this descriptor before we tell
1915 * it to start sending this TX queue.
1916 * Other fields are already filled correctly.
1917 */
1918 wmb();
1919 flags = TXFLAG_OWN | TXFLAG_INT;
cd0ff491
GFT
1920 /*
1921 * Set checksum flags while not tso
1922 */
1923 if (jme_tx_tso(skb, &txdesc->desc1.mss, &flags))
1924 jme_tx_csum(jme, skb, &flags);
b3821cc5 1925 jme_tx_vlan(skb, &txdesc->desc1.vlan, &flags);
3b70a6fa 1926 jme_map_tx_skb(jme, skb, idx);
b3821cc5
GFT
1927 txdesc->desc1.flags = flags;
1928 /*
1929 * Set tx buffer info after telling NIC to send
1930 * For better tx_clean timing
1931 */
1932 wmb();
1933 txbi->nr_desc = skb_shinfo(skb)->nr_frags + 2;
1934 txbi->skb = skb;
1935 txbi->len = skb->len;
cd0ff491
GFT
1936 txbi->start_xmit = jiffies;
1937 if (!txbi->start_xmit)
8d27293f 1938 txbi->start_xmit = (0UL-1);
d7699f87
GFT
1939
1940 return 0;
1941}
1942
b3821cc5
GFT
1943static void
1944jme_stop_queue_if_full(struct jme_adapter *jme)
1945{
0ede469c 1946 struct jme_ring *txring = &(jme->txring[0]);
cd0ff491
GFT
1947 struct jme_buffer_info *txbi = txring->bufinf;
1948 int idx = atomic_read(&txring->next_to_clean);
cdcdc9eb 1949
cd0ff491 1950 txbi += idx;
b3821cc5
GFT
1951
1952 smp_wmb();
cd0ff491 1953 if (unlikely(atomic_read(&txring->nr_free) < (MAX_SKB_FRAGS+2))) {
b3821cc5 1954 netif_stop_queue(jme->dev);
cd0ff491 1955 msg_tx_queued(jme, "TX Queue Paused.\n");
b3821cc5 1956 smp_wmb();
cd0ff491
GFT
1957 if (atomic_read(&txring->nr_free)
1958 >= (jme->tx_wake_threshold)) {
b3821cc5 1959 netif_wake_queue(jme->dev);
cd0ff491 1960 msg_tx_queued(jme, "TX Queue Fast Waked.\n");
b3821cc5
GFT
1961 }
1962 }
1963
cd0ff491 1964 if (unlikely(txbi->start_xmit &&
cdcdc9eb
GFT
1965 (jiffies - txbi->start_xmit) >= TX_TIMEOUT &&
1966 txbi->skb)) {
1967 netif_stop_queue(jme->dev);
cd0ff491 1968 msg_tx_queued(jme, "TX Queue Stopped %d@%lu.\n", idx, jiffies);
cdcdc9eb 1969 }
b3821cc5
GFT
1970}
1971
3bf61c55
GFT
1972/*
1973 * This function is already protected by netif_tx_lock()
1974 */
cd0ff491 1975
3bf61c55
GFT
1976static int
1977jme_start_xmit(struct sk_buff *skb, struct net_device *netdev)
d7699f87 1978{
cd0ff491 1979 struct jme_adapter *jme = netdev_priv(netdev);
b3821cc5 1980 int idx;
d7699f87 1981
cd0ff491 1982 if (unlikely(jme_expand_header(jme, skb))) {
b3821cc5
GFT
1983 ++(NET_STAT(jme).tx_dropped);
1984 return NETDEV_TX_OK;
1985 }
1986
1987 idx = jme_alloc_txdesc(jme, skb);
79ce639c 1988
cd0ff491 1989 if (unlikely(idx < 0)) {
b3821cc5 1990 netif_stop_queue(netdev);
cd0ff491 1991 msg_tx_err(jme, "BUG! Tx ring full when queue awake!\n");
d7699f87 1992
cd0ff491 1993 return NETDEV_TX_BUSY;
b3821cc5
GFT
1994 }
1995
3b70a6fa 1996 jme_fill_tx_desc(jme, skb, idx);
b3821cc5 1997
4330c2f2
GFT
1998 jwrite32(jme, JME_TXCS, jme->reg_txcs |
1999 TXCS_SELECT_QUEUE0 |
2000 TXCS_QUEUE0S |
2001 TXCS_ENABLE);
0ede469c 2002#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,29)
d7699f87 2003 netdev->trans_start = jiffies;
0ede469c 2004#endif
d7699f87 2005
cd0ff491
GFT
2006 tx_dbg(jme, "xmit: %d+%d@%lu\n", idx,
2007 skb_shinfo(skb)->nr_frags + 2,
2008 jiffies);
b3821cc5
GFT
2009 jme_stop_queue_if_full(jme);
2010
cd0ff491 2011 return NETDEV_TX_OK;
d7699f87
GFT
2012}
2013
3bf61c55
GFT
2014static int
2015jme_set_macaddr(struct net_device *netdev, void *p)
d7699f87 2016{
cd0ff491 2017 struct jme_adapter *jme = netdev_priv(netdev);
d7699f87 2018 struct sockaddr *addr = p;
cd0ff491 2019 u32 val;
d7699f87 2020
cd0ff491 2021 if (netif_running(netdev))
d7699f87
GFT
2022 return -EBUSY;
2023
cd0ff491 2024 spin_lock_bh(&jme->macaddr_lock);
d7699f87
GFT
2025 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
2026
186fc259
GFT
2027 val = (addr->sa_data[3] & 0xff) << 24 |
2028 (addr->sa_data[2] & 0xff) << 16 |
2029 (addr->sa_data[1] & 0xff) << 8 |
2030 (addr->sa_data[0] & 0xff);
4330c2f2 2031 jwrite32(jme, JME_RXUMA_LO, val);
186fc259
GFT
2032 val = (addr->sa_data[5] & 0xff) << 8 |
2033 (addr->sa_data[4] & 0xff);
4330c2f2 2034 jwrite32(jme, JME_RXUMA_HI, val);
cd0ff491 2035 spin_unlock_bh(&jme->macaddr_lock);
d7699f87
GFT
2036
2037 return 0;
2038}
2039
3bf61c55
GFT
2040static void
2041jme_set_multi(struct net_device *netdev)
d7699f87 2042{
3bf61c55 2043 struct jme_adapter *jme = netdev_priv(netdev);
d7699f87 2044 u32 mc_hash[2] = {};
d7699f87
GFT
2045 int i;
2046
cd0ff491 2047 spin_lock_bh(&jme->rxmcs_lock);
8c198884
GFT
2048
2049 jme->reg_rxmcs |= RXMCS_BRDFRAME | RXMCS_UNIFRAME;
d7699f87 2050
cd0ff491 2051 if (netdev->flags & IFF_PROMISC) {
8c198884 2052 jme->reg_rxmcs |= RXMCS_ALLFRAME;
cd0ff491 2053 } else if (netdev->flags & IFF_ALLMULTI) {
8c198884 2054 jme->reg_rxmcs |= RXMCS_ALLMULFRAME;
cd0ff491 2055 } else if (netdev->flags & IFF_MULTICAST) {
3bf61c55
GFT
2056 struct dev_mc_list *mclist;
2057 int bit_nr;
d7699f87 2058
8c198884 2059 jme->reg_rxmcs |= RXMCS_MULFRAME | RXMCS_MULFILTERED;
3bf61c55
GFT
2060 for (i = 0, mclist = netdev->mc_list;
2061 mclist && i < netdev->mc_count;
2062 ++i, mclist = mclist->next) {
2063
cd0ff491
GFT
2064 bit_nr = ether_crc(ETH_ALEN, mclist->dmi_addr) & 0x3F;
2065 mc_hash[bit_nr >> 5] |= 1 << (bit_nr & 0x1F);
2066 }
d7699f87 2067
4330c2f2
GFT
2068 jwrite32(jme, JME_RXMCHT_LO, mc_hash[0]);
2069 jwrite32(jme, JME_RXMCHT_HI, mc_hash[1]);
d7699f87
GFT
2070 }
2071
d7699f87 2072 wmb();
8c198884
GFT
2073 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2074
cd0ff491 2075 spin_unlock_bh(&jme->rxmcs_lock);
d7699f87
GFT
2076}
2077
3bf61c55 2078static int
8c198884 2079jme_change_mtu(struct net_device *netdev, int new_mtu)
d7699f87 2080{
cd0ff491 2081 struct jme_adapter *jme = netdev_priv(netdev);
79ce639c 2082
cd0ff491 2083 if (new_mtu == jme->old_mtu)
29bdd921
GFT
2084 return 0;
2085
cd0ff491
GFT
2086 if (((new_mtu + ETH_HLEN) > MAX_ETHERNET_JUMBO_PACKET_SIZE) ||
2087 ((new_mtu) < IPV6_MIN_MTU))
2088 return -EINVAL;
79ce639c 2089
cd0ff491 2090 if (new_mtu > 4000) {
79ce639c
GFT
2091 jme->reg_rxcs &= ~RXCS_FIFOTHNP;
2092 jme->reg_rxcs |= RXCS_FIFOTHNP_64QW;
2093 jme_restart_rx_engine(jme);
cd0ff491 2094 } else {
79ce639c
GFT
2095 jme->reg_rxcs &= ~RXCS_FIFOTHNP;
2096 jme->reg_rxcs |= RXCS_FIFOTHNP_128QW;
2097 jme_restart_rx_engine(jme);
2098 }
2099
cd0ff491 2100 if (new_mtu > 1900) {
b3821cc5 2101 netdev->features &= ~(NETIF_F_HW_CSUM |
3b70a6fa
GFT
2102 NETIF_F_TSO
2103#ifdef NETIF_F_TSO6
2104 | NETIF_F_TSO6
2105#endif
2106 );
cd0ff491
GFT
2107 } else {
2108 if (test_bit(JME_FLAG_TXCSUM, &jme->flags))
b3821cc5 2109 netdev->features |= NETIF_F_HW_CSUM;
cd0ff491 2110 if (test_bit(JME_FLAG_TSO, &jme->flags))
3b70a6fa
GFT
2111 netdev->features |= NETIF_F_TSO
2112#ifdef NETIF_F_TSO6
2113 | NETIF_F_TSO6
2114#endif
2115 ;
79ce639c
GFT
2116 }
2117
cd0ff491
GFT
2118 netdev->mtu = new_mtu;
2119 jme_reset_link(jme);
79ce639c
GFT
2120
2121 return 0;
d7699f87
GFT
2122}
2123
3bf61c55 2124static void
8c198884
GFT
2125jme_tx_timeout(struct net_device *netdev)
2126{
cd0ff491 2127 struct jme_adapter *jme = netdev_priv(netdev);
8c198884 2128
cdcdc9eb
GFT
2129 jme->phylink = 0;
2130 jme_reset_phy_processor(jme);
cd0ff491 2131 if (test_bit(JME_FLAG_SSET, &jme->flags))
cdcdc9eb
GFT
2132 jme_set_settings(netdev, &jme->old_ecmd);
2133
8c198884 2134 /*
cdcdc9eb 2135 * Force to Reset the link again
8c198884 2136 */
29bdd921 2137 jme_reset_link(jme);
8c198884
GFT
2138}
2139
2140static void
42b1055e
GFT
2141jme_vlan_rx_register(struct net_device *netdev, struct vlan_group *grp)
2142{
2143 struct jme_adapter *jme = netdev_priv(netdev);
2144
2145 jme->vlgrp = grp;
2146}
2147
2148static void
3bf61c55
GFT
2149jme_get_drvinfo(struct net_device *netdev,
2150 struct ethtool_drvinfo *info)
d7699f87 2151{
cd0ff491 2152 struct jme_adapter *jme = netdev_priv(netdev);
d7699f87 2153
cd0ff491
GFT
2154 strcpy(info->driver, DRV_NAME);
2155 strcpy(info->version, DRV_VERSION);
2156 strcpy(info->bus_info, pci_name(jme->pdev));
d7699f87
GFT
2157}
2158
3bf61c55 2159static int
8c198884
GFT
2160jme_get_regs_len(struct net_device *netdev)
2161{
cd0ff491 2162 return JME_REG_LEN;
8c198884
GFT
2163}
2164
2165static void
cd0ff491 2166mmapio_memcpy(struct jme_adapter *jme, u32 *p, u32 reg, int len)
8c198884
GFT
2167{
2168 int i;
2169
cd0ff491 2170 for (i = 0 ; i < len ; i += 4)
79ce639c 2171 p[i >> 2] = jread32(jme, reg + i);
186fc259 2172}
8c198884 2173
186fc259 2174static void
cd0ff491 2175mdio_memcpy(struct jme_adapter *jme, u32 *p, int reg_nr)
186fc259
GFT
2176{
2177 int i;
cd0ff491 2178 u16 *p16 = (u16 *)p;
186fc259 2179
cd0ff491 2180 for (i = 0 ; i < reg_nr ; ++i)
186fc259 2181 p16[i] = jme_mdio_read(jme->dev, jme->mii_if.phy_id, i);
8c198884
GFT
2182}
2183
2184static void
2185jme_get_regs(struct net_device *netdev, struct ethtool_regs *regs, void *p)
2186{
cd0ff491
GFT
2187 struct jme_adapter *jme = netdev_priv(netdev);
2188 u32 *p32 = (u32 *)p;
8c198884 2189
186fc259 2190 memset(p, 0xFF, JME_REG_LEN);
8c198884
GFT
2191
2192 regs->version = 1;
2193 mmapio_memcpy(jme, p32, JME_MAC, JME_MAC_LEN);
2194
2195 p32 += 0x100 >> 2;
2196 mmapio_memcpy(jme, p32, JME_PHY, JME_PHY_LEN);
2197
2198 p32 += 0x100 >> 2;
2199 mmapio_memcpy(jme, p32, JME_MISC, JME_MISC_LEN);
2200
2201 p32 += 0x100 >> 2;
2202 mmapio_memcpy(jme, p32, JME_RSS, JME_RSS_LEN);
2203
186fc259
GFT
2204 p32 += 0x100 >> 2;
2205 mdio_memcpy(jme, p32, JME_PHY_REG_NR);
8c198884
GFT
2206}
2207
2208static int
2209jme_get_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2210{
2211 struct jme_adapter *jme = netdev_priv(netdev);
2212
8c198884
GFT
2213 ecmd->tx_coalesce_usecs = PCC_TX_TO;
2214 ecmd->tx_max_coalesced_frames = PCC_TX_CNT;
2215
cd0ff491 2216 if (test_bit(JME_FLAG_POLL, &jme->flags)) {
cdcdc9eb
GFT
2217 ecmd->use_adaptive_rx_coalesce = false;
2218 ecmd->rx_coalesce_usecs = 0;
2219 ecmd->rx_max_coalesced_frames = 0;
2220 return 0;
2221 }
2222
2223 ecmd->use_adaptive_rx_coalesce = true;
2224
cd0ff491 2225 switch (jme->dpi.cur) {
8c198884
GFT
2226 case PCC_P1:
2227 ecmd->rx_coalesce_usecs = PCC_P1_TO;
2228 ecmd->rx_max_coalesced_frames = PCC_P1_CNT;
2229 break;
2230 case PCC_P2:
2231 ecmd->rx_coalesce_usecs = PCC_P2_TO;
2232 ecmd->rx_max_coalesced_frames = PCC_P2_CNT;
2233 break;
2234 case PCC_P3:
2235 ecmd->rx_coalesce_usecs = PCC_P3_TO;
2236 ecmd->rx_max_coalesced_frames = PCC_P3_CNT;
2237 break;
2238 default:
2239 break;
2240 }
2241
2242 return 0;
2243}
2244
192570e0
GFT
2245static int
2246jme_set_coalesce(struct net_device *netdev, struct ethtool_coalesce *ecmd)
2247{
2248 struct jme_adapter *jme = netdev_priv(netdev);
2249 struct dynpcc_info *dpi = &(jme->dpi);
2250
cd0ff491 2251 if (netif_running(netdev))
cdcdc9eb
GFT
2252 return -EBUSY;
2253
cd0ff491
GFT
2254 if (ecmd->use_adaptive_rx_coalesce
2255 && test_bit(JME_FLAG_POLL, &jme->flags)) {
2256 clear_bit(JME_FLAG_POLL, &jme->flags);
cdcdc9eb
GFT
2257 jme->jme_rx = netif_rx;
2258 jme->jme_vlan_rx = vlan_hwaccel_rx;
192570e0
GFT
2259 dpi->cur = PCC_P1;
2260 dpi->attempt = PCC_P1;
2261 dpi->cnt = 0;
2262 jme_set_rx_pcc(jme, PCC_P1);
2263 jme_interrupt_mode(jme);
cd0ff491
GFT
2264 } else if (!(ecmd->use_adaptive_rx_coalesce)
2265 && !(test_bit(JME_FLAG_POLL, &jme->flags))) {
2266 set_bit(JME_FLAG_POLL, &jme->flags);
cdcdc9eb
GFT
2267 jme->jme_rx = netif_receive_skb;
2268 jme->jme_vlan_rx = vlan_hwaccel_receive_skb;
192570e0
GFT
2269 jme_interrupt_mode(jme);
2270 }
2271
2272 return 0;
2273}
2274
8c198884
GFT
2275static void
2276jme_get_pauseparam(struct net_device *netdev,
2277 struct ethtool_pauseparam *ecmd)
2278{
2279 struct jme_adapter *jme = netdev_priv(netdev);
cd0ff491 2280 u32 val;
8c198884
GFT
2281
2282 ecmd->tx_pause = (jme->reg_txpfc & TXPFC_PF_EN) != 0;
2283 ecmd->rx_pause = (jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0;
2284
cd0ff491
GFT
2285 spin_lock_bh(&jme->phy_lock);
2286 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2287 spin_unlock_bh(&jme->phy_lock);
b3821cc5
GFT
2288
2289 ecmd->autoneg =
2290 (val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0;
8c198884
GFT
2291}
2292
2293static int
2294jme_set_pauseparam(struct net_device *netdev,
2295 struct ethtool_pauseparam *ecmd)
2296{
2297 struct jme_adapter *jme = netdev_priv(netdev);
cd0ff491 2298 u32 val;
8c198884 2299
cd0ff491 2300 if (((jme->reg_txpfc & TXPFC_PF_EN) != 0) ^
8c198884
GFT
2301 (ecmd->tx_pause != 0)) {
2302
cd0ff491 2303 if (ecmd->tx_pause)
8c198884
GFT
2304 jme->reg_txpfc |= TXPFC_PF_EN;
2305 else
2306 jme->reg_txpfc &= ~TXPFC_PF_EN;
2307
2308 jwrite32(jme, JME_TXPFC, jme->reg_txpfc);
2309 }
2310
cd0ff491
GFT
2311 spin_lock_bh(&jme->rxmcs_lock);
2312 if (((jme->reg_rxmcs & RXMCS_FLOWCTRL) != 0) ^
8c198884
GFT
2313 (ecmd->rx_pause != 0)) {
2314
cd0ff491 2315 if (ecmd->rx_pause)
8c198884
GFT
2316 jme->reg_rxmcs |= RXMCS_FLOWCTRL;
2317 else
2318 jme->reg_rxmcs &= ~RXMCS_FLOWCTRL;
2319
2320 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
2321 }
cd0ff491 2322 spin_unlock_bh(&jme->rxmcs_lock);
8c198884 2323
cd0ff491
GFT
2324 spin_lock_bh(&jme->phy_lock);
2325 val = jme_mdio_read(jme->dev, jme->mii_if.phy_id, MII_ADVERTISE);
2326 if (((val & (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM)) != 0) ^
8c198884
GFT
2327 (ecmd->autoneg != 0)) {
2328
cd0ff491 2329 if (ecmd->autoneg)
8c198884
GFT
2330 val |= (ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2331 else
2332 val &= ~(ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM);
2333
b3821cc5
GFT
2334 jme_mdio_write(jme->dev, jme->mii_if.phy_id,
2335 MII_ADVERTISE, val);
8c198884 2336 }
cd0ff491 2337 spin_unlock_bh(&jme->phy_lock);
8c198884
GFT
2338
2339 return 0;
2340}
2341
29bdd921
GFT
2342static void
2343jme_get_wol(struct net_device *netdev,
2344 struct ethtool_wolinfo *wol)
2345{
2346 struct jme_adapter *jme = netdev_priv(netdev);
2347
2348 wol->supported = WAKE_MAGIC | WAKE_PHY;
2349
2350 wol->wolopts = 0;
2351
cd0ff491 2352 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
29bdd921
GFT
2353 wol->wolopts |= WAKE_PHY;
2354
cd0ff491 2355 if (jme->reg_pmcs & PMCS_MFEN)
29bdd921
GFT
2356 wol->wolopts |= WAKE_MAGIC;
2357
2358}
2359
2360static int
2361jme_set_wol(struct net_device *netdev,
2362 struct ethtool_wolinfo *wol)
2363{
2364 struct jme_adapter *jme = netdev_priv(netdev);
2365
cd0ff491 2366 if (wol->wolopts & (WAKE_MAGICSECURE |
29bdd921
GFT
2367 WAKE_UCAST |
2368 WAKE_MCAST |
2369 WAKE_BCAST |
2370 WAKE_ARP))
2371 return -EOPNOTSUPP;
2372
2373 jme->reg_pmcs = 0;
2374
cd0ff491 2375 if (wol->wolopts & WAKE_PHY)
29bdd921
GFT
2376 jme->reg_pmcs |= PMCS_LFEN | PMCS_LREN;
2377
cd0ff491 2378 if (wol->wolopts & WAKE_MAGIC)
29bdd921
GFT
2379 jme->reg_pmcs |= PMCS_MFEN;
2380
cd0ff491 2381 jwrite32(jme, JME_PMCS, jme->reg_pmcs);
42b1055e 2382
29bdd921
GFT
2383 return 0;
2384}
b3821cc5 2385
8c198884 2386static int
3bf61c55
GFT
2387jme_get_settings(struct net_device *netdev,
2388 struct ethtool_cmd *ecmd)
d7699f87
GFT
2389{
2390 struct jme_adapter *jme = netdev_priv(netdev);
2391 int rc;
8c198884 2392
cd0ff491 2393 spin_lock_bh(&jme->phy_lock);
d7699f87 2394 rc = mii_ethtool_gset(&(jme->mii_if), ecmd);
cd0ff491 2395 spin_unlock_bh(&jme->phy_lock);
d7699f87
GFT
2396 return rc;
2397}
2398
3bf61c55
GFT
2399static int
2400jme_set_settings(struct net_device *netdev,
2401 struct ethtool_cmd *ecmd)
d7699f87
GFT
2402{
2403 struct jme_adapter *jme = netdev_priv(netdev);
cd0ff491 2404 int rc, fdc = 0;
fcf45b4c 2405
cd0ff491 2406 if (ecmd->speed == SPEED_1000 && ecmd->autoneg != AUTONEG_ENABLE)
8c198884
GFT
2407 return -EINVAL;
2408
cd0ff491 2409 if (jme->mii_if.force_media &&
79ce639c
GFT
2410 ecmd->autoneg != AUTONEG_ENABLE &&
2411 (jme->mii_if.full_duplex != ecmd->duplex))
2412 fdc = 1;
2413
cd0ff491 2414 spin_lock_bh(&jme->phy_lock);
d7699f87 2415 rc = mii_ethtool_sset(&(jme->mii_if), ecmd);
cd0ff491 2416 spin_unlock_bh(&jme->phy_lock);
fcf45b4c 2417
cd0ff491 2418 if (!rc && fdc)
79ce639c
GFT
2419 jme_reset_link(jme);
2420
cd0ff491
GFT
2421 if (!rc) {
2422 set_bit(JME_FLAG_SSET, &jme->flags);
29bdd921
GFT
2423 jme->old_ecmd = *ecmd;
2424 }
2425
d7699f87
GFT
2426 return rc;
2427}
2428
cd0ff491 2429static u32
3bf61c55
GFT
2430jme_get_link(struct net_device *netdev)
2431{
d7699f87
GFT
2432 struct jme_adapter *jme = netdev_priv(netdev);
2433 return jread32(jme, JME_PHY_LINK) & PHY_LINK_UP;
2434}
2435
8c198884 2436static u32
cd0ff491
GFT
2437jme_get_msglevel(struct net_device *netdev)
2438{
2439 struct jme_adapter *jme = netdev_priv(netdev);
2440 return jme->msg_enable;
2441}
2442
2443static void
2444jme_set_msglevel(struct net_device *netdev, u32 value)
8c198884 2445{
cd0ff491
GFT
2446 struct jme_adapter *jme = netdev_priv(netdev);
2447 jme->msg_enable = value;
2448}
8c198884 2449
cd0ff491
GFT
2450static u32
2451jme_get_rx_csum(struct net_device *netdev)
2452{
2453 struct jme_adapter *jme = netdev_priv(netdev);
8c198884
GFT
2454 return jme->reg_rxmcs & RXMCS_CHECKSUM;
2455}
2456
2457static int
2458jme_set_rx_csum(struct net_device *netdev, u32 on)
2459{
cd0ff491 2460 struct jme_adapter *jme = netdev_priv(netdev);
b3821cc5 2461
cd0ff491
GFT
2462 spin_lock_bh(&jme->rxmcs_lock);
2463 if (on)
8c198884
GFT
2464 jme->reg_rxmcs |= RXMCS_CHECKSUM;
2465 else
2466 jme->reg_rxmcs &= ~RXMCS_CHECKSUM;
2467 jwrite32(jme, JME_RXMCS, jme->reg_rxmcs);
cd0ff491 2468 spin_unlock_bh(&jme->rxmcs_lock);
8c198884
GFT
2469
2470 return 0;
2471}
2472
2473static int
2474jme_set_tx_csum(struct net_device *netdev, u32 on)
2475{
cd0ff491 2476 struct jme_adapter *jme = netdev_priv(netdev);
b3821cc5 2477
cd0ff491
GFT
2478 if (on) {
2479 set_bit(JME_FLAG_TXCSUM, &jme->flags);
2480 if (netdev->mtu <= 1900)
b3821cc5 2481 netdev->features |= NETIF_F_HW_CSUM;
cd0ff491
GFT
2482 } else {
2483 clear_bit(JME_FLAG_TXCSUM, &jme->flags);
8c198884 2484 netdev->features &= ~NETIF_F_HW_CSUM;
b3821cc5 2485 }
8c198884
GFT
2486
2487 return 0;
2488}
2489
2490static int
b3821cc5
GFT
2491jme_set_tso(struct net_device *netdev, u32 on)
2492{
cd0ff491 2493 struct jme_adapter *jme = netdev_priv(netdev);
b3821cc5 2494
cd0ff491
GFT
2495 if (on) {
2496 set_bit(JME_FLAG_TSO, &jme->flags);
2497 if (netdev->mtu <= 1900)
3b70a6fa
GFT
2498 netdev->features |= NETIF_F_TSO
2499#ifdef NETIF_F_TSO6
2500 | NETIF_F_TSO6
2501#endif
2502 ;
cd0ff491
GFT
2503 } else {
2504 clear_bit(JME_FLAG_TSO, &jme->flags);
3b70a6fa
GFT
2505 netdev->features &= ~(NETIF_F_TSO
2506#ifdef NETIF_F_TSO6
2507 | NETIF_F_TSO6
2508#endif
2509 );
b3821cc5
GFT
2510 }
2511
cd0ff491 2512 return 0;
b3821cc5
GFT
2513}
2514
2515static int
8c198884
GFT
2516jme_nway_reset(struct net_device *netdev)
2517{
cd0ff491 2518 struct jme_adapter *jme = netdev_priv(netdev);
8c198884
GFT
2519 jme_restart_an(jme);
2520 return 0;
2521}
2522
cd0ff491 2523static u8
186fc259
GFT
2524jme_smb_read(struct jme_adapter *jme, unsigned int addr)
2525{
cd0ff491 2526 u32 val;
186fc259
GFT
2527 int to;
2528
2529 val = jread32(jme, JME_SMBCSR);
2530 to = JME_SMB_BUSY_TIMEOUT;
cd0ff491 2531 while ((val & SMBCSR_BUSY) && --to) {
186fc259
GFT
2532 msleep(1);
2533 val = jread32(jme, JME_SMBCSR);
2534 }
cd0ff491
GFT
2535 if (!to) {
2536 msg_hw(jme, "SMB Bus Busy.\n");
186fc259
GFT
2537 return 0xFF;
2538 }
2539
2540 jwrite32(jme, JME_SMBINTF,
2541 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2542 SMBINTF_HWRWN_READ |
2543 SMBINTF_HWCMD);
2544
2545 val = jread32(jme, JME_SMBINTF);
2546 to = JME_SMB_BUSY_TIMEOUT;
cd0ff491 2547 while ((val & SMBINTF_HWCMD) && --to) {
186fc259
GFT
2548 msleep(1);
2549 val = jread32(jme, JME_SMBINTF);
2550 }
cd0ff491
GFT
2551 if (!to) {
2552 msg_hw(jme, "SMB Bus Busy.\n");
186fc259
GFT
2553 return 0xFF;
2554 }
2555
2556 return (val & SMBINTF_HWDATR) >> SMBINTF_HWDATR_SHIFT;
2557}
2558
2559static void
cd0ff491 2560jme_smb_write(struct jme_adapter *jme, unsigned int addr, u8 data)
186fc259 2561{
cd0ff491 2562 u32 val;
186fc259
GFT
2563 int to;
2564
2565 val = jread32(jme, JME_SMBCSR);
2566 to = JME_SMB_BUSY_TIMEOUT;
cd0ff491 2567 while ((val & SMBCSR_BUSY) && --to) {
186fc259
GFT
2568 msleep(1);
2569 val = jread32(jme, JME_SMBCSR);
2570 }
cd0ff491
GFT
2571 if (!to) {
2572 msg_hw(jme, "SMB Bus Busy.\n");
186fc259
GFT
2573 return;
2574 }
2575
2576 jwrite32(jme, JME_SMBINTF,
2577 ((data << SMBINTF_HWDATW_SHIFT) & SMBINTF_HWDATW) |
2578 ((addr << SMBINTF_HWADDR_SHIFT) & SMBINTF_HWADDR) |
2579 SMBINTF_HWRWN_WRITE |
2580 SMBINTF_HWCMD);
2581
2582 val = jread32(jme, JME_SMBINTF);
2583 to = JME_SMB_BUSY_TIMEOUT;
cd0ff491 2584 while ((val & SMBINTF_HWCMD) && --to) {
186fc259
GFT
2585 msleep(1);
2586 val = jread32(jme, JME_SMBINTF);
2587 }
cd0ff491
GFT
2588 if (!to) {
2589 msg_hw(jme, "SMB Bus Busy.\n");
186fc259
GFT
2590 return;
2591 }
2592
2593 mdelay(2);
2594}
2595
2596static int
2597jme_get_eeprom_len(struct net_device *netdev)
2598{
cd0ff491
GFT
2599 struct jme_adapter *jme = netdev_priv(netdev);
2600 u32 val;
186fc259 2601 val = jread32(jme, JME_SMBCSR);
cd0ff491 2602 return (val & SMBCSR_EEPROMD) ? JME_SMB_LEN : 0;
186fc259
GFT
2603}
2604
2605static int
2606jme_get_eeprom(struct net_device *netdev,
2607 struct ethtool_eeprom *eeprom, u8 *data)
2608{
cd0ff491 2609 struct jme_adapter *jme = netdev_priv(netdev);
186fc259
GFT
2610 int i, offset = eeprom->offset, len = eeprom->len;
2611
2612 /*
8d27293f 2613 * ethtool will check the boundary for us
186fc259
GFT
2614 */
2615 eeprom->magic = JME_EEPROM_MAGIC;
cd0ff491 2616 for (i = 0 ; i < len ; ++i)
186fc259
GFT
2617 data[i] = jme_smb_read(jme, i + offset);
2618
2619 return 0;
2620}
2621
2622static int
2623jme_set_eeprom(struct net_device *netdev,
2624 struct ethtool_eeprom *eeprom, u8 *data)
2625{
cd0ff491 2626 struct jme_adapter *jme = netdev_priv(netdev);
186fc259
GFT
2627 int i, offset = eeprom->offset, len = eeprom->len;
2628
2629 if (eeprom->magic != JME_EEPROM_MAGIC)
2630 return -EINVAL;
2631
2632 /*
8d27293f 2633 * ethtool will check the boundary for us
186fc259 2634 */
cd0ff491 2635 for (i = 0 ; i < len ; ++i)
186fc259
GFT
2636 jme_smb_write(jme, i + offset, data[i]);
2637
2638 return 0;
2639}
2640
3b70a6fa
GFT
2641#if LINUX_VERSION_CODE <= KERNEL_VERSION(2,6,18)
2642static struct ethtool_ops jme_ethtool_ops = {
2643#else
d7699f87 2644static const struct ethtool_ops jme_ethtool_ops = {
3b70a6fa 2645#endif
cd0ff491 2646 .get_drvinfo = jme_get_drvinfo,
8c198884
GFT
2647 .get_regs_len = jme_get_regs_len,
2648 .get_regs = jme_get_regs,
2649 .get_coalesce = jme_get_coalesce,
192570e0 2650 .set_coalesce = jme_set_coalesce,
cd0ff491
GFT
2651 .get_pauseparam = jme_get_pauseparam,
2652 .set_pauseparam = jme_set_pauseparam,
29bdd921
GFT
2653 .get_wol = jme_get_wol,
2654 .set_wol = jme_set_wol,
d7699f87
GFT
2655 .get_settings = jme_get_settings,
2656 .set_settings = jme_set_settings,
2657 .get_link = jme_get_link,
cd0ff491
GFT
2658 .get_msglevel = jme_get_msglevel,
2659 .set_msglevel = jme_set_msglevel,
8c198884
GFT
2660 .get_rx_csum = jme_get_rx_csum,
2661 .set_rx_csum = jme_set_rx_csum,
2662 .set_tx_csum = jme_set_tx_csum,
b3821cc5
GFT
2663 .set_tso = jme_set_tso,
2664 .set_sg = ethtool_op_set_sg,
8c198884 2665 .nway_reset = jme_nway_reset,
186fc259
GFT
2666 .get_eeprom_len = jme_get_eeprom_len,
2667 .get_eeprom = jme_get_eeprom,
2668 .set_eeprom = jme_set_eeprom,
d7699f87
GFT
2669};
2670
3bf61c55
GFT
2671static int
2672jme_pci_dma64(struct pci_dev *pdev)
d7699f87 2673{
3b70a6fa 2674 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250 &&
0ede469c
GFT
2675#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
2676 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64))
2677#else
2678 !pci_set_dma_mask(pdev, DMA_64BIT_MASK)
2679#endif
2680 )
2681#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
2682 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)))
2683#else
cd0ff491 2684 if (!pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK))
0ede469c 2685#endif
3bf61c55
GFT
2686 return 1;
2687
3b70a6fa 2688 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250 &&
0ede469c
GFT
2689#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
2690 !pci_set_dma_mask(pdev, DMA_BIT_MASK(40))
2691#else
2692 !pci_set_dma_mask(pdev, DMA_40BIT_MASK)
2693#endif
2694 )
2695#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
2696 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(40)))
2697#else
cd0ff491 2698 if (!pci_set_consistent_dma_mask(pdev, DMA_40BIT_MASK))
0ede469c 2699#endif
8c198884
GFT
2700 return 1;
2701
0ede469c
GFT
2702#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
2703 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(32)))
2704 if (!pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32)))
2705#else
cd0ff491
GFT
2706 if (!pci_set_dma_mask(pdev, DMA_32BIT_MASK))
2707 if (!pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK))
0ede469c 2708#endif
3bf61c55
GFT
2709 return 0;
2710
2711 return -1;
2712}
2713
cd0ff491 2714static inline void
cdcdc9eb
GFT
2715jme_phy_init(struct jme_adapter *jme)
2716{
cd0ff491 2717 u16 reg26;
cdcdc9eb
GFT
2718
2719 reg26 = jme_mdio_read(jme->dev, jme->mii_if.phy_id, 26);
2720 jme_mdio_write(jme->dev, jme->mii_if.phy_id, 26, reg26 | 0x1000);
2721}
2722
cd0ff491 2723static inline void
cdcdc9eb 2724jme_check_hw_ver(struct jme_adapter *jme)
42b1055e 2725{
cd0ff491 2726 u32 chipmode;
cdcdc9eb
GFT
2727
2728 chipmode = jread32(jme, JME_CHIPMODE);
2729
2730 jme->fpgaver = (chipmode & CM_FPGAVER_MASK) >> CM_FPGAVER_SHIFT;
58c92f28 2731 jme->chiprev = (chipmode & CM_CHIPREV_MASK) >> CM_CHIPREV_SHIFT;
42b1055e
GFT
2732}
2733
3b70a6fa
GFT
2734#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
2735static const struct net_device_ops jme_netdev_ops = {
2736 .ndo_open = jme_open,
2737 .ndo_stop = jme_close,
2738 .ndo_validate_addr = eth_validate_addr,
2739 .ndo_start_xmit = jme_start_xmit,
2740 .ndo_set_mac_address = jme_set_macaddr,
2741 .ndo_set_multicast_list = jme_set_multi,
2742 .ndo_change_mtu = jme_change_mtu,
2743 .ndo_tx_timeout = jme_tx_timeout,
2744 .ndo_vlan_rx_register = jme_vlan_rx_register,
2745};
2746#endif
2747
3bf61c55
GFT
2748static int __devinit
2749jme_init_one(struct pci_dev *pdev,
2750 const struct pci_device_id *ent)
2751{
cdcdc9eb 2752 int rc = 0, using_dac, i;
d7699f87
GFT
2753 struct net_device *netdev;
2754 struct jme_adapter *jme;
cd0ff491
GFT
2755 u16 bmcr, bmsr;
2756 u32 apmc;
d7699f87
GFT
2757
2758 /*
2759 * set up PCI device basics
2760 */
4330c2f2 2761 rc = pci_enable_device(pdev);
cd0ff491
GFT
2762 if (rc) {
2763 jeprintk(pdev, "Cannot enable PCI device.\n");
4330c2f2
GFT
2764 goto err_out;
2765 }
d7699f87 2766
3bf61c55 2767 using_dac = jme_pci_dma64(pdev);
cd0ff491
GFT
2768 if (using_dac < 0) {
2769 jeprintk(pdev, "Cannot set PCI DMA Mask.\n");
3bf61c55
GFT
2770 rc = -EIO;
2771 goto err_out_disable_pdev;
2772 }
2773
cd0ff491
GFT
2774 if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
2775 jeprintk(pdev, "No PCI resource region found.\n");
4330c2f2
GFT
2776 rc = -ENOMEM;
2777 goto err_out_disable_pdev;
2778 }
d7699f87 2779
4330c2f2 2780 rc = pci_request_regions(pdev, DRV_NAME);
cd0ff491
GFT
2781 if (rc) {
2782 jeprintk(pdev, "Cannot obtain PCI resource region.\n");
4330c2f2
GFT
2783 goto err_out_disable_pdev;
2784 }
d7699f87
GFT
2785
2786 pci_set_master(pdev);
2787
2788 /*
2789 * alloc and init net device
2790 */
3bf61c55 2791 netdev = alloc_etherdev(sizeof(*jme));
cd0ff491
GFT
2792 if (!netdev) {
2793 jeprintk(pdev, "Cannot allocate netdev structure.\n");
4330c2f2
GFT
2794 rc = -ENOMEM;
2795 goto err_out_release_regions;
d7699f87 2796 }
3b70a6fa
GFT
2797#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,29)
2798 netdev->netdev_ops = &jme_netdev_ops;
2799#else
d7699f87
GFT
2800 netdev->open = jme_open;
2801 netdev->stop = jme_close;
2802 netdev->hard_start_xmit = jme_start_xmit;
d7699f87
GFT
2803 netdev->set_mac_address = jme_set_macaddr;
2804 netdev->set_multicast_list = jme_set_multi;
2805 netdev->change_mtu = jme_change_mtu;
8c198884 2806 netdev->tx_timeout = jme_tx_timeout;
42b1055e 2807 netdev->vlan_rx_register = jme_vlan_rx_register;
3bf61c55 2808 NETDEV_GET_STATS(netdev, &jme_get_stats);
3b70a6fa
GFT
2809#endif
2810 netdev->ethtool_ops = &jme_ethtool_ops;
2811 netdev->watchdog_timeo = TX_TIMEOUT;
42b1055e 2812 netdev->features = NETIF_F_HW_CSUM |
b3821cc5
GFT
2813 NETIF_F_SG |
2814 NETIF_F_TSO |
3b70a6fa 2815#ifdef NETIF_F_TSO6
b3821cc5 2816 NETIF_F_TSO6 |
3b70a6fa 2817#endif
42b1055e
GFT
2818 NETIF_F_HW_VLAN_TX |
2819 NETIF_F_HW_VLAN_RX;
cd0ff491 2820 if (using_dac)
8c198884 2821 netdev->features |= NETIF_F_HIGHDMA;
d7699f87
GFT
2822
2823 SET_NETDEV_DEV(netdev, &pdev->dev);
2824 pci_set_drvdata(pdev, netdev);
2825
2826 /*
2827 * init adapter info
2828 */
2829 jme = netdev_priv(netdev);
2830 jme->pdev = pdev;
2831 jme->dev = netdev;
cdcdc9eb
GFT
2832 jme->jme_rx = netif_rx;
2833 jme->jme_vlan_rx = vlan_hwaccel_rx;
29bdd921 2834 jme->old_mtu = netdev->mtu = 1500;
fcf45b4c 2835 jme->phylink = 0;
b3821cc5 2836 jme->tx_ring_size = 1 << 10;
0ede469c 2837 jme->tx_ring_mask = jme->tx_ring_size - 1;
b3821cc5
GFT
2838 jme->tx_wake_threshold = 1 << 9;
2839 jme->rx_ring_size = 1 << 9;
2840 jme->rx_ring_mask = jme->rx_ring_size - 1;
cd0ff491 2841 jme->msg_enable = JME_DEF_MSG_ENABLE;
d7699f87
GFT
2842 jme->regs = ioremap(pci_resource_start(pdev, 0),
2843 pci_resource_len(pdev, 0));
4330c2f2 2844 if (!(jme->regs)) {
cd0ff491 2845 jeprintk(pdev, "Mapping PCI resource region error.\n");
d7699f87
GFT
2846 rc = -ENOMEM;
2847 goto err_out_free_netdev;
2848 }
4330c2f2 2849
cd0ff491
GFT
2850 if (no_pseudohp) {
2851 apmc = jread32(jme, JME_APMC) & ~JME_APMC_PSEUDO_HP_EN;
2852 jwrite32(jme, JME_APMC, apmc);
2853 } else if (force_pseudohp) {
2854 apmc = jread32(jme, JME_APMC) | JME_APMC_PSEUDO_HP_EN;
2855 jwrite32(jme, JME_APMC, apmc);
2856 }
2857
cdcdc9eb 2858 NETIF_NAPI_SET(netdev, &jme->napi, jme_poll, jme->rx_ring_size >> 2)
192570e0 2859
d7699f87 2860 spin_lock_init(&jme->phy_lock);
fcf45b4c 2861 spin_lock_init(&jme->macaddr_lock);
8c198884 2862 spin_lock_init(&jme->rxmcs_lock);
fcf45b4c 2863
fcf45b4c
GFT
2864 atomic_set(&jme->link_changing, 1);
2865 atomic_set(&jme->rx_cleaning, 1);
2866 atomic_set(&jme->tx_cleaning, 1);
192570e0 2867 atomic_set(&jme->rx_empty, 1);
fcf45b4c 2868
79ce639c
GFT
2869 tasklet_init(&jme->pcc_task,
2870 &jme_pcc_tasklet,
2871 (unsigned long) jme);
4330c2f2
GFT
2872 tasklet_init(&jme->linkch_task,
2873 &jme_link_change_tasklet,
2874 (unsigned long) jme);
2875 tasklet_init(&jme->txclean_task,
2876 &jme_tx_clean_tasklet,
2877 (unsigned long) jme);
2878 tasklet_init(&jme->rxclean_task,
2879 &jme_rx_clean_tasklet,
2880 (unsigned long) jme);
fcf45b4c
GFT
2881 tasklet_init(&jme->rxempty_task,
2882 &jme_rx_empty_tasklet,
2883 (unsigned long) jme);
0ede469c 2884 tasklet_disable_nosync(&jme->linkch_task);
cd0ff491
GFT
2885 tasklet_disable_nosync(&jme->txclean_task);
2886 tasklet_disable_nosync(&jme->rxclean_task);
2887 tasklet_disable_nosync(&jme->rxempty_task);
8c198884
GFT
2888 jme->dpi.cur = PCC_P1;
2889
cd0ff491 2890 jme->reg_ghc = 0;
79ce639c 2891 jme->reg_rxcs = RXCS_DEFAULT;
8c198884
GFT
2892 jme->reg_rxmcs = RXMCS_DEFAULT;
2893 jme->reg_txpfc = 0;
47220951 2894 jme->reg_pmcs = PMCS_MFEN;
cd0ff491
GFT
2895 set_bit(JME_FLAG_TXCSUM, &jme->flags);
2896 set_bit(JME_FLAG_TSO, &jme->flags);
192570e0 2897
d7699f87 2898 /*
fcf45b4c
GFT
2899 * Get Max Read Req Size from PCI Config Space
2900 */
cd0ff491
GFT
2901 pci_read_config_byte(pdev, PCI_DCSR_MRRS, &jme->mrrs);
2902 jme->mrrs &= PCI_DCSR_MRRS_MASK;
2903 switch (jme->mrrs) {
2904 case MRRS_128B:
2905 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_128B;
2906 break;
2907 case MRRS_256B:
2908 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_256B;
2909 break;
2910 default:
2911 jme->reg_txcs = TXCS_DEFAULT | TXCS_DMASIZE_512B;
2912 break;
fcf45b4c
GFT
2913 };
2914
fcf45b4c 2915 /*
cdcdc9eb 2916 * Must check before reset_mac_processor
d7699f87 2917 */
cdcdc9eb
GFT
2918 jme_check_hw_ver(jme);
2919 jme->mii_if.dev = netdev;
cd0ff491 2920 if (jme->fpgaver) {
cdcdc9eb 2921 jme->mii_if.phy_id = 0;
cd0ff491 2922 for (i = 1 ; i < 32 ; ++i) {
cdcdc9eb
GFT
2923 bmcr = jme_mdio_read(netdev, i, MII_BMCR);
2924 bmsr = jme_mdio_read(netdev, i, MII_BMSR);
cd0ff491 2925 if (bmcr != 0xFFFFU && (bmcr != 0 || bmsr != 0)) {
cdcdc9eb
GFT
2926 jme->mii_if.phy_id = i;
2927 break;
2928 }
2929 }
2930
cd0ff491 2931 if (!jme->mii_if.phy_id) {
cdcdc9eb 2932 rc = -EIO;
cd0ff491 2933 jeprintk(pdev, "Can not find phy_id.\n");
0ede469c 2934 goto err_out_unmap;
cdcdc9eb
GFT
2935 }
2936
2937 jme->reg_ghc |= GHC_LINK_POLL;
cd0ff491 2938 } else {
cdcdc9eb
GFT
2939 jme->mii_if.phy_id = 1;
2940 }
cd0ff491 2941 if (pdev->device == PCI_DEVICE_ID_JMICRON_JMC250)
8d27293f
GFT
2942 jme->mii_if.supports_gmii = true;
2943 else
2944 jme->mii_if.supports_gmii = false;
cdcdc9eb
GFT
2945 jme->mii_if.mdio_read = jme_mdio_read;
2946 jme->mii_if.mdio_write = jme_mdio_write;
2947
d7699f87 2948 jme_clear_pm(jme);
58c92f28 2949 jme_set_phyfifoa(jme);
cd0ff491
GFT
2950 pci_read_config_byte(pdev, PCI_REVISION_ID, &jme->rev);
2951 if (!jme->fpgaver)
cdcdc9eb 2952 jme_phy_init(jme);
42b1055e 2953 jme_phy_off(jme);
cdcdc9eb
GFT
2954
2955 /*
2956 * Reset MAC processor and reload EEPROM for MAC Address
2957 */
d7699f87 2958 jme_reset_mac_processor(jme);
4330c2f2 2959 rc = jme_reload_eeprom(jme);
cd0ff491
GFT
2960 if (rc) {
2961 jeprintk(pdev,
b3821cc5 2962 "Reload eeprom for reading MAC Address error.\n");
0ede469c 2963 goto err_out_unmap;
4330c2f2 2964 }
d7699f87
GFT
2965 jme_load_macaddr(netdev);
2966
d7699f87
GFT
2967 /*
2968 * Tell stack that we are not ready to work until open()
2969 */
2970 netif_carrier_off(netdev);
2971 netif_stop_queue(netdev);
2972
2973 /*
2974 * Register netdev
2975 */
4330c2f2 2976 rc = register_netdev(netdev);
cd0ff491
GFT
2977 if (rc) {
2978 jeprintk(pdev, "Cannot register net device.\n");
0ede469c 2979 goto err_out_unmap;
4330c2f2 2980 }
d7699f87 2981
0ede469c
GFT
2982 msg_probe(jme, "%s%s ver:%x rev:%x "
2983 "macaddr: %02x:%02x:%02x:%02x:%02x:%02x\n",
3b70a6fa
GFT
2984 (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC250) ?
2985 "JMC250 Gigabit Ethernet" :
2986 (jme->pdev->device == PCI_DEVICE_ID_JMICRON_JMC260) ?
2987 "JMC260 Fast Ethernet" : "Unknown",
cd0ff491 2988 (jme->fpgaver != 0) ? " (FPGA)" : "",
58c92f28 2989 (jme->fpgaver != 0) ? jme->fpgaver : jme->chiprev,
0ede469c
GFT
2990 jme->rev,
2991 netdev->dev_addr[0],
2992 netdev->dev_addr[1],
2993 netdev->dev_addr[2],
2994 netdev->dev_addr[3],
2995 netdev->dev_addr[4],
2996 netdev->dev_addr[5]);
d7699f87
GFT
2997
2998 return 0;
2999
3000err_out_unmap:
3001 iounmap(jme->regs);
3002err_out_free_netdev:
3003 pci_set_drvdata(pdev, NULL);
3004 free_netdev(netdev);
4330c2f2
GFT
3005err_out_release_regions:
3006 pci_release_regions(pdev);
d7699f87 3007err_out_disable_pdev:
cd0ff491 3008 pci_disable_device(pdev);
d7699f87 3009err_out:
4330c2f2 3010 return rc;
d7699f87
GFT
3011}
3012
3bf61c55
GFT
3013static void __devexit
3014jme_remove_one(struct pci_dev *pdev)
3015{
d7699f87
GFT
3016 struct net_device *netdev = pci_get_drvdata(pdev);
3017 struct jme_adapter *jme = netdev_priv(netdev);
3018
3019 unregister_netdev(netdev);
3020 iounmap(jme->regs);
3021 pci_set_drvdata(pdev, NULL);
3022 free_netdev(netdev);
3023 pci_release_regions(pdev);
3024 pci_disable_device(pdev);
3025
3026}
3027
7ee473a3 3028#ifdef CONFIG_PM
29bdd921
GFT
3029static int
3030jme_suspend(struct pci_dev *pdev, pm_message_t state)
3031{
3032 struct net_device *netdev = pci_get_drvdata(pdev);
3033 struct jme_adapter *jme = netdev_priv(netdev);
29bdd921
GFT
3034
3035 atomic_dec(&jme->link_changing);
3036
3037 netif_device_detach(netdev);
3038 netif_stop_queue(netdev);
3039 jme_stop_irq(jme);
29bdd921 3040
cd0ff491
GFT
3041 tasklet_disable(&jme->txclean_task);
3042 tasklet_disable(&jme->rxclean_task);
3043 tasklet_disable(&jme->rxempty_task);
3044
cd0ff491
GFT
3045 if (netif_carrier_ok(netdev)) {
3046 if (test_bit(JME_FLAG_POLL, &jme->flags))
47220951
GFT
3047 jme_polling_mode(jme);
3048
29bdd921 3049 jme_stop_pcc_timer(jme);
cd0ff491
GFT
3050 jme_reset_ghc_speed(jme);
3051 jme_disable_rx_engine(jme);
3052 jme_disable_tx_engine(jme);
29bdd921
GFT
3053 jme_reset_mac_processor(jme);
3054 jme_free_rx_resources(jme);
3055 jme_free_tx_resources(jme);
3056 netif_carrier_off(netdev);
3057 jme->phylink = 0;
3058 }
3059
cd0ff491
GFT
3060 tasklet_enable(&jme->txclean_task);
3061 tasklet_hi_enable(&jme->rxclean_task);
3062 tasklet_hi_enable(&jme->rxempty_task);
29bdd921
GFT
3063
3064 pci_save_state(pdev);
cd0ff491 3065 if (jme->reg_pmcs) {
42b1055e 3066 jme_set_100m_half(jme);
47220951 3067
cd0ff491 3068 if (jme->reg_pmcs & (PMCS_LFEN | PMCS_LREN))
47220951
GFT
3069 jme_wait_link(jme);
3070
29bdd921 3071 jwrite32(jme, JME_PMCS, jme->reg_pmcs);
cd0ff491 3072
42b1055e 3073 pci_enable_wake(pdev, PCI_D3cold, true);
cd0ff491 3074 } else {
42b1055e 3075 jme_phy_off(jme);
29bdd921 3076 }
cd0ff491 3077 pci_set_power_state(pdev, PCI_D3cold);
29bdd921
GFT
3078
3079 return 0;
3080}
3081
3082static int
3083jme_resume(struct pci_dev *pdev)
3084{
3085 struct net_device *netdev = pci_get_drvdata(pdev);
3086 struct jme_adapter *jme = netdev_priv(netdev);
3087
3088 jme_clear_pm(jme);
3089 pci_restore_state(pdev);
3090
cd0ff491 3091 if (test_bit(JME_FLAG_SSET, &jme->flags))
29bdd921
GFT
3092 jme_set_settings(netdev, &jme->old_ecmd);
3093 else
3094 jme_reset_phy_processor(jme);
3095
29bdd921
GFT
3096 jme_start_irq(jme);
3097 netif_device_attach(netdev);
3098
3099 atomic_inc(&jme->link_changing);
3100
3101 jme_reset_link(jme);
3102
3103 return 0;
3104}
7ee473a3 3105#endif
29bdd921 3106
d7699f87 3107static struct pci_device_id jme_pci_tbl[] = {
cd0ff491
GFT
3108 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC250) },
3109 { PCI_VDEVICE(JMICRON, PCI_DEVICE_ID_JMICRON_JMC260) },
d7699f87
GFT
3110 { }
3111};
3112
3113static struct pci_driver jme_driver = {
cd0ff491
GFT
3114 .name = DRV_NAME,
3115 .id_table = jme_pci_tbl,
3116 .probe = jme_init_one,
3117 .remove = __devexit_p(jme_remove_one),
d7699f87 3118#ifdef CONFIG_PM
cd0ff491
GFT
3119 .suspend = jme_suspend,
3120 .resume = jme_resume,
d7699f87 3121#endif /* CONFIG_PM */
d7699f87
GFT
3122};
3123
3bf61c55
GFT
3124static int __init
3125jme_init_module(void)
d7699f87 3126{
3b70a6fa 3127 printk(KERN_INFO PFX "JMicron JMC2XX ethernet "
4330c2f2 3128 "driver version %s\n", DRV_VERSION);
d7699f87
GFT
3129 return pci_register_driver(&jme_driver);
3130}
3131
3bf61c55
GFT
3132static void __exit
3133jme_cleanup_module(void)
d7699f87
GFT
3134{
3135 pci_unregister_driver(&jme_driver);
3136}
3137
3138module_init(jme_init_module);
3139module_exit(jme_cleanup_module);
3140
3bf61c55 3141MODULE_AUTHOR("Guo-Fu Tseng <cooldavid@cooldavid.org>");
d7699f87
GFT
3142MODULE_DESCRIPTION("JMicron JMC2x0 PCI Express Ethernet driver");
3143MODULE_LICENSE("GPL");
3144MODULE_VERSION(DRV_VERSION);
3145MODULE_DEVICE_TABLE(pci, jme_pci_tbl);
3146