]> bbs.cooldavid.org Git - net-next-2.6.git/blame - sound/pci/hda/patch_sigmatel.c
ALSA: hda - Update documentation
[net-next-2.6.git] / sound / pci / hda / patch_sigmatel.c
CommitLineData
2f2f4251
M
1/*
2 * Universal Interface for Intel High Definition Audio Codec
3 *
4 * HD audio interface patch for SigmaTel STAC92xx
5 *
6 * Copyright (c) 2005 Embedded Alley Solutions, Inc.
403d1944 7 * Matt Porter <mporter@embeddedalley.com>
2f2f4251
M
8 *
9 * Based on patch_cmedia.c and patch_realtek.c
10 * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
11 *
12 * This driver is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This driver is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
25 */
26
2f2f4251
M
27#include <linux/init.h>
28#include <linux/delay.h>
29#include <linux/slab.h>
30#include <linux/pci.h>
31#include <sound/core.h>
c7d4b2fa 32#include <sound/asoundef.h>
45a6ac16 33#include <sound/jack.h>
2f2f4251
M
34#include "hda_codec.h"
35#include "hda_local.h"
1cd2224c 36#include "hda_beep.h"
2f2f4251 37
c6e4c666
TI
38enum {
39 STAC_VREF_EVENT = 1,
40 STAC_INSERT_EVENT,
41 STAC_PWR_EVENT,
42 STAC_HP_EVENT,
43};
4e55096e 44
f5fcc13c
TI
45enum {
46 STAC_REF,
bf277785 47 STAC_9200_OQO,
dfe495d0
TI
48 STAC_9200_DELL_D21,
49 STAC_9200_DELL_D22,
50 STAC_9200_DELL_D23,
51 STAC_9200_DELL_M21,
52 STAC_9200_DELL_M22,
53 STAC_9200_DELL_M23,
54 STAC_9200_DELL_M24,
55 STAC_9200_DELL_M25,
56 STAC_9200_DELL_M26,
57 STAC_9200_DELL_M27,
58eec423
MCC
58 STAC_9200_M4,
59 STAC_9200_M4_2,
117f257d 60 STAC_9200_PANASONIC,
f5fcc13c
TI
61 STAC_9200_MODELS
62};
63
64enum {
65 STAC_9205_REF,
dfe495d0 66 STAC_9205_DELL_M42,
ae0a8ed8
TD
67 STAC_9205_DELL_M43,
68 STAC_9205_DELL_M44,
d9a4268e 69 STAC_9205_EAPD,
f5fcc13c
TI
70 STAC_9205_MODELS
71};
72
e1f0d669 73enum {
9e43f0de 74 STAC_92HD73XX_NO_JD, /* no jack-detection */
e1f0d669 75 STAC_92HD73XX_REF,
661cd8fb
TI
76 STAC_DELL_M6_AMIC,
77 STAC_DELL_M6_DMIC,
78 STAC_DELL_M6_BOTH,
6b3ab21e 79 STAC_DELL_EQ,
e1f0d669
MR
80 STAC_92HD73XX_MODELS
81};
82
d0513fc6
MR
83enum {
84 STAC_92HD83XXX_REF,
32ed3f46 85 STAC_92HD83XXX_PWR_REF,
d0513fc6
MR
86 STAC_92HD83XXX_MODELS
87};
88
e035b841
MR
89enum {
90 STAC_92HD71BXX_REF,
a7662640
MR
91 STAC_DELL_M4_1,
92 STAC_DELL_M4_2,
3a7abfd2 93 STAC_DELL_M4_3,
6a14f585 94 STAC_HP_M4,
1b0652eb 95 STAC_HP_DV5,
e035b841
MR
96 STAC_92HD71BXX_MODELS
97};
98
8e21c34c
TD
99enum {
100 STAC_925x_REF,
9cb36c2a
MCC
101 STAC_M1,
102 STAC_M1_2,
103 STAC_M2,
8e21c34c 104 STAC_M2_2,
9cb36c2a
MCC
105 STAC_M3,
106 STAC_M5,
107 STAC_M6,
8e21c34c
TD
108 STAC_925x_MODELS
109};
110
f5fcc13c
TI
111enum {
112 STAC_D945_REF,
113 STAC_D945GTP3,
114 STAC_D945GTP5,
5d5d3bc3
IZ
115 STAC_INTEL_MAC_V1,
116 STAC_INTEL_MAC_V2,
117 STAC_INTEL_MAC_V3,
118 STAC_INTEL_MAC_V4,
119 STAC_INTEL_MAC_V5,
536319af
NB
120 STAC_INTEL_MAC_AUTO, /* This model is selected if no module parameter
121 * is given, one of the above models will be
122 * chosen according to the subsystem id. */
dfe495d0 123 /* for backward compatibility */
f5fcc13c 124 STAC_MACMINI,
3fc24d85 125 STAC_MACBOOK,
6f0778d8
NB
126 STAC_MACBOOK_PRO_V1,
127 STAC_MACBOOK_PRO_V2,
f16928fb 128 STAC_IMAC_INTEL,
0dae0f83 129 STAC_IMAC_INTEL_20,
8c650087 130 STAC_ECS_202,
dfe495d0
TI
131 STAC_922X_DELL_D81,
132 STAC_922X_DELL_D82,
133 STAC_922X_DELL_M81,
134 STAC_922X_DELL_M82,
f5fcc13c
TI
135 STAC_922X_MODELS
136};
137
138enum {
e28d8322 139 STAC_D965_REF_NO_JD, /* no jack-detection */
f5fcc13c
TI
140 STAC_D965_REF,
141 STAC_D965_3ST,
142 STAC_D965_5ST,
4ff076e5 143 STAC_DELL_3ST,
8e9068b1 144 STAC_DELL_BIOS,
f5fcc13c
TI
145 STAC_927X_MODELS
146};
403d1944 147
74aeaabc
MR
148struct sigmatel_event {
149 hda_nid_t nid;
c6e4c666
TI
150 unsigned char type;
151 unsigned char tag;
74aeaabc
MR
152 int data;
153};
154
155struct sigmatel_jack {
156 hda_nid_t nid;
157 int type;
158 struct snd_jack *jack;
159};
160
2f2f4251 161struct sigmatel_spec {
c8b6bf9b 162 struct snd_kcontrol_new *mixers[4];
c7d4b2fa
M
163 unsigned int num_mixers;
164
403d1944 165 int board_config;
c0cea0d0 166 unsigned int eapd_switch: 1;
c7d4b2fa 167 unsigned int surr_switch: 1;
3cc08dc6 168 unsigned int alt_switch: 1;
82bc955f 169 unsigned int hp_detect: 1;
00ef50c2 170 unsigned int spdif_mute: 1;
7c7767eb 171 unsigned int check_volume_offset:1;
c7d4b2fa 172
4fe5195c 173 /* gpio lines */
0fc9dec4 174 unsigned int eapd_mask;
4fe5195c
MR
175 unsigned int gpio_mask;
176 unsigned int gpio_dir;
177 unsigned int gpio_data;
178 unsigned int gpio_mute;
179
8daaaa97
MR
180 /* stream */
181 unsigned int stream_delay;
182
4fe5195c 183 /* analog loopback */
e1f0d669
MR
184 unsigned char aloopback_mask;
185 unsigned char aloopback_shift;
8259980e 186
a64135a2
MR
187 /* power management */
188 unsigned int num_pwrs;
d0513fc6 189 unsigned int *pwr_mapping;
a64135a2 190 hda_nid_t *pwr_nids;
b76c850f 191 hda_nid_t *dac_list;
a64135a2 192
74aeaabc
MR
193 /* jack detection */
194 struct snd_array jacks;
195
196 /* events */
197 struct snd_array events;
198
2f2f4251 199 /* playback */
b22b4821 200 struct hda_input_mux *mono_mux;
89385035 201 struct hda_input_mux *amp_mux;
b22b4821 202 unsigned int cur_mmux;
2f2f4251 203 struct hda_multi_out multiout;
3cc08dc6 204 hda_nid_t dac_nids[5];
c21ca4a8
TI
205 hda_nid_t hp_dacs[5];
206 hda_nid_t speaker_dacs[5];
2f2f4251 207
7c7767eb
TI
208 int volume_offset;
209
2f2f4251
M
210 /* capture */
211 hda_nid_t *adc_nids;
2f2f4251 212 unsigned int num_adcs;
dabbed6f
M
213 hda_nid_t *mux_nids;
214 unsigned int num_muxes;
8b65727b
MP
215 hda_nid_t *dmic_nids;
216 unsigned int num_dmics;
e1f0d669 217 hda_nid_t *dmux_nids;
1697055e 218 unsigned int num_dmuxes;
d9737751
MR
219 hda_nid_t *smux_nids;
220 unsigned int num_smuxes;
65973632 221 const char **spdif_labels;
d9737751 222
dabbed6f 223 hda_nid_t dig_in_nid;
b22b4821 224 hda_nid_t mono_nid;
1cd2224c
MR
225 hda_nid_t anabeep_nid;
226 hda_nid_t digbeep_nid;
2f2f4251 227
2f2f4251
M
228 /* pin widgets */
229 hda_nid_t *pin_nids;
230 unsigned int num_pins;
2f2f4251 231 unsigned int *pin_configs;
2f2f4251
M
232
233 /* codec specific stuff */
234 struct hda_verb *init;
c8b6bf9b 235 struct snd_kcontrol_new *mixer;
2f2f4251
M
236
237 /* capture source */
8b65727b 238 struct hda_input_mux *dinput_mux;
e1f0d669 239 unsigned int cur_dmux[2];
c7d4b2fa 240 struct hda_input_mux *input_mux;
3cc08dc6 241 unsigned int cur_mux[3];
d9737751
MR
242 struct hda_input_mux *sinput_mux;
243 unsigned int cur_smux[2];
2a9c7816
MR
244 unsigned int cur_amux;
245 hda_nid_t *amp_nids;
246 unsigned int num_amps;
8daaaa97 247 unsigned int powerdown_adcs;
2f2f4251 248
403d1944
MP
249 /* i/o switches */
250 unsigned int io_switch[2];
0fb87bb4 251 unsigned int clfe_swap;
c21ca4a8
TI
252 hda_nid_t line_switch; /* shared line-in for input and output */
253 hda_nid_t mic_switch; /* shared mic-in for input and output */
254 hda_nid_t hp_switch; /* NID of HP as line-out */
5f10c4a9 255 unsigned int aloopback;
2f2f4251 256
c7d4b2fa
M
257 struct hda_pcm pcm_rec[2]; /* PCM information */
258
259 /* dynamic controls and input_mux */
260 struct auto_pin_cfg autocfg;
603c4019 261 struct snd_array kctls;
8b65727b 262 struct hda_input_mux private_dimux;
c7d4b2fa 263 struct hda_input_mux private_imux;
d9737751 264 struct hda_input_mux private_smux;
89385035 265 struct hda_input_mux private_amp_mux;
b22b4821 266 struct hda_input_mux private_mono_mux;
2f2f4251
M
267};
268
269static hda_nid_t stac9200_adc_nids[1] = {
270 0x03,
271};
272
273static hda_nid_t stac9200_mux_nids[1] = {
274 0x0c,
275};
276
277static hda_nid_t stac9200_dac_nids[1] = {
278 0x02,
279};
280
a64135a2
MR
281static hda_nid_t stac92hd73xx_pwr_nids[8] = {
282 0x0a, 0x0b, 0x0c, 0xd, 0x0e,
283 0x0f, 0x10, 0x11
284};
285
0ffa9807
MR
286static hda_nid_t stac92hd73xx_slave_dig_outs[2] = {
287 0x26, 0,
288};
289
e1f0d669
MR
290static hda_nid_t stac92hd73xx_adc_nids[2] = {
291 0x1a, 0x1b
292};
293
2a9c7816
MR
294#define DELL_M6_AMP 2
295static hda_nid_t stac92hd73xx_amp_nids[3] = {
296 0x0b, 0x0c, 0x0e
89385035
MR
297};
298
e1f0d669
MR
299#define STAC92HD73XX_NUM_DMICS 2
300static hda_nid_t stac92hd73xx_dmic_nids[STAC92HD73XX_NUM_DMICS + 1] = {
301 0x13, 0x14, 0
302};
303
304#define STAC92HD73_DAC_COUNT 5
e1f0d669
MR
305
306static hda_nid_t stac92hd73xx_mux_nids[4] = {
307 0x28, 0x29, 0x2a, 0x2b,
308};
309
310static hda_nid_t stac92hd73xx_dmux_nids[2] = {
311 0x20, 0x21,
312};
313
d9737751
MR
314static hda_nid_t stac92hd73xx_smux_nids[2] = {
315 0x22, 0x23,
316};
317
d0513fc6
MR
318#define STAC92HD83XXX_NUM_DMICS 2
319static hda_nid_t stac92hd83xxx_dmic_nids[STAC92HD83XXX_NUM_DMICS + 1] = {
320 0x11, 0x12, 0
321};
322
d0513fc6 323#define STAC92HD83_DAC_COUNT 3
d0513fc6
MR
324
325static hda_nid_t stac92hd83xxx_dmux_nids[2] = {
326 0x17, 0x18,
327};
328
329static hda_nid_t stac92hd83xxx_adc_nids[2] = {
330 0x15, 0x16,
331};
332
333static hda_nid_t stac92hd83xxx_pwr_nids[4] = {
334 0xa, 0xb, 0xd, 0xe,
335};
336
0ffa9807
MR
337static hda_nid_t stac92hd83xxx_slave_dig_outs[2] = {
338 0x1e, 0,
339};
340
d0513fc6 341static unsigned int stac92hd83xxx_pwr_mapping[4] = {
87e88a74 342 0x03, 0x0c, 0x20, 0x40,
d0513fc6
MR
343};
344
9248f269 345static hda_nid_t stac92hd83xxx_amp_nids[1] = {
c15c5060
MR
346 0xc,
347};
348
a64135a2
MR
349static hda_nid_t stac92hd71bxx_pwr_nids[3] = {
350 0x0a, 0x0d, 0x0f
351};
352
e035b841
MR
353static hda_nid_t stac92hd71bxx_adc_nids[2] = {
354 0x12, 0x13,
355};
356
357static hda_nid_t stac92hd71bxx_mux_nids[2] = {
358 0x1a, 0x1b
359};
360
4b33c767
MR
361static hda_nid_t stac92hd71bxx_dmux_nids[2] = {
362 0x1c, 0x1d,
e1f0d669
MR
363};
364
d9737751
MR
365static hda_nid_t stac92hd71bxx_smux_nids[2] = {
366 0x24, 0x25,
367};
368
e035b841
MR
369#define STAC92HD71BXX_NUM_DMICS 2
370static hda_nid_t stac92hd71bxx_dmic_nids[STAC92HD71BXX_NUM_DMICS + 1] = {
371 0x18, 0x19, 0
372};
373
0ffa9807
MR
374static hda_nid_t stac92hd71bxx_slave_dig_outs[2] = {
375 0x22, 0
376};
377
8e21c34c
TD
378static hda_nid_t stac925x_adc_nids[1] = {
379 0x03,
380};
381
382static hda_nid_t stac925x_mux_nids[1] = {
383 0x0f,
384};
385
386static hda_nid_t stac925x_dac_nids[1] = {
387 0x02,
388};
389
f6e9852a
TI
390#define STAC925X_NUM_DMICS 1
391static hda_nid_t stac925x_dmic_nids[STAC925X_NUM_DMICS + 1] = {
392 0x15, 0
2c11f955
TD
393};
394
1697055e
TI
395static hda_nid_t stac925x_dmux_nids[1] = {
396 0x14,
397};
398
2f2f4251
M
399static hda_nid_t stac922x_adc_nids[2] = {
400 0x06, 0x07,
401};
402
403static hda_nid_t stac922x_mux_nids[2] = {
404 0x12, 0x13,
405};
406
45c1d85b
MR
407static hda_nid_t stac927x_slave_dig_outs[2] = {
408 0x1f, 0,
409};
410
3cc08dc6
MP
411static hda_nid_t stac927x_adc_nids[3] = {
412 0x07, 0x08, 0x09
413};
414
415static hda_nid_t stac927x_mux_nids[3] = {
416 0x15, 0x16, 0x17
417};
418
d9737751
MR
419static hda_nid_t stac927x_smux_nids[1] = {
420 0x21,
421};
422
b76c850f
MR
423static hda_nid_t stac927x_dac_nids[6] = {
424 0x02, 0x03, 0x04, 0x05, 0x06, 0
425};
426
e1f0d669
MR
427static hda_nid_t stac927x_dmux_nids[1] = {
428 0x1b,
429};
430
7f16859a
MR
431#define STAC927X_NUM_DMICS 2
432static hda_nid_t stac927x_dmic_nids[STAC927X_NUM_DMICS + 1] = {
433 0x13, 0x14, 0
434};
435
65973632
MR
436static const char *stac927x_spdif_labels[5] = {
437 "Digital Playback", "ADAT", "Analog Mux 1",
438 "Analog Mux 2", "Analog Mux 3"
439};
440
f3302a59
MP
441static hda_nid_t stac9205_adc_nids[2] = {
442 0x12, 0x13
443};
444
445static hda_nid_t stac9205_mux_nids[2] = {
446 0x19, 0x1a
447};
448
e1f0d669 449static hda_nid_t stac9205_dmux_nids[1] = {
1697055e 450 0x1d,
e1f0d669
MR
451};
452
d9737751
MR
453static hda_nid_t stac9205_smux_nids[1] = {
454 0x21,
455};
456
f6e9852a
TI
457#define STAC9205_NUM_DMICS 2
458static hda_nid_t stac9205_dmic_nids[STAC9205_NUM_DMICS + 1] = {
459 0x17, 0x18, 0
8b65727b
MP
460};
461
c7d4b2fa 462static hda_nid_t stac9200_pin_nids[8] = {
93ed1503
TD
463 0x08, 0x09, 0x0d, 0x0e,
464 0x0f, 0x10, 0x11, 0x12,
2f2f4251
M
465};
466
8e21c34c
TD
467static hda_nid_t stac925x_pin_nids[8] = {
468 0x07, 0x08, 0x0a, 0x0b,
469 0x0c, 0x0d, 0x10, 0x11,
470};
471
2f2f4251
M
472static hda_nid_t stac922x_pin_nids[10] = {
473 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
474 0x0f, 0x10, 0x11, 0x15, 0x1b,
475};
476
a7662640 477static hda_nid_t stac92hd73xx_pin_nids[13] = {
e1f0d669
MR
478 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
479 0x0f, 0x10, 0x11, 0x12, 0x13,
d9737751 480 0x14, 0x22, 0x23
e1f0d669
MR
481};
482
d0513fc6
MR
483static hda_nid_t stac92hd83xxx_pin_nids[14] = {
484 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
485 0x0f, 0x10, 0x11, 0x12, 0x13,
486 0x1d, 0x1e, 0x1f, 0x20
487};
616f89e7
HRK
488
489#define STAC92HD71BXX_NUM_PINS 13
490static hda_nid_t stac92hd71bxx_pin_nids_4port[STAC92HD71BXX_NUM_PINS] = {
491 0x0a, 0x0b, 0x0c, 0x0d, 0x00,
492 0x00, 0x14, 0x18, 0x19, 0x1e,
493 0x1f, 0x20, 0x27
494};
495static hda_nid_t stac92hd71bxx_pin_nids_6port[STAC92HD71BXX_NUM_PINS] = {
e035b841
MR
496 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
497 0x0f, 0x14, 0x18, 0x19, 0x1e,
616f89e7 498 0x1f, 0x20, 0x27
e035b841
MR
499};
500
3cc08dc6
MP
501static hda_nid_t stac927x_pin_nids[14] = {
502 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
503 0x0f, 0x10, 0x11, 0x12, 0x13,
504 0x14, 0x21, 0x22, 0x23,
505};
506
f3302a59
MP
507static hda_nid_t stac9205_pin_nids[12] = {
508 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
509 0x0f, 0x14, 0x16, 0x17, 0x18,
510 0x21, 0x22,
f3302a59
MP
511};
512
89385035
MR
513#define stac92xx_amp_volume_info snd_hda_mixer_amp_volume_info
514
515static int stac92xx_amp_volume_get(struct snd_kcontrol *kcontrol,
516 struct snd_ctl_elem_value *ucontrol)
517{
518 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
519 struct sigmatel_spec *spec = codec->spec;
520 hda_nid_t nid = spec->amp_nids[spec->cur_amux];
521
522 kcontrol->private_value ^= get_amp_nid(kcontrol);
523 kcontrol->private_value |= nid;
524
525 return snd_hda_mixer_amp_volume_get(kcontrol, ucontrol);
526}
527
528static int stac92xx_amp_volume_put(struct snd_kcontrol *kcontrol,
529 struct snd_ctl_elem_value *ucontrol)
530{
531 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
532 struct sigmatel_spec *spec = codec->spec;
533 hda_nid_t nid = spec->amp_nids[spec->cur_amux];
534
535 kcontrol->private_value ^= get_amp_nid(kcontrol);
536 kcontrol->private_value |= nid;
537
538 return snd_hda_mixer_amp_volume_put(kcontrol, ucontrol);
539}
540
8b65727b
MP
541static int stac92xx_dmux_enum_info(struct snd_kcontrol *kcontrol,
542 struct snd_ctl_elem_info *uinfo)
543{
544 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
545 struct sigmatel_spec *spec = codec->spec;
546 return snd_hda_input_mux_info(spec->dinput_mux, uinfo);
547}
548
549static int stac92xx_dmux_enum_get(struct snd_kcontrol *kcontrol,
550 struct snd_ctl_elem_value *ucontrol)
551{
552 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
553 struct sigmatel_spec *spec = codec->spec;
e1f0d669 554 unsigned int dmux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
8b65727b 555
e1f0d669 556 ucontrol->value.enumerated.item[0] = spec->cur_dmux[dmux_idx];
8b65727b
MP
557 return 0;
558}
559
560static int stac92xx_dmux_enum_put(struct snd_kcontrol *kcontrol,
561 struct snd_ctl_elem_value *ucontrol)
562{
563 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
564 struct sigmatel_spec *spec = codec->spec;
e1f0d669 565 unsigned int dmux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
8b65727b
MP
566
567 return snd_hda_input_mux_put(codec, spec->dinput_mux, ucontrol,
e1f0d669 568 spec->dmux_nids[dmux_idx], &spec->cur_dmux[dmux_idx]);
8b65727b
MP
569}
570
d9737751
MR
571static int stac92xx_smux_enum_info(struct snd_kcontrol *kcontrol,
572 struct snd_ctl_elem_info *uinfo)
573{
574 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
575 struct sigmatel_spec *spec = codec->spec;
576 return snd_hda_input_mux_info(spec->sinput_mux, uinfo);
577}
578
579static int stac92xx_smux_enum_get(struct snd_kcontrol *kcontrol,
580 struct snd_ctl_elem_value *ucontrol)
581{
582 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
583 struct sigmatel_spec *spec = codec->spec;
584 unsigned int smux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
585
586 ucontrol->value.enumerated.item[0] = spec->cur_smux[smux_idx];
587 return 0;
588}
589
590static int stac92xx_smux_enum_put(struct snd_kcontrol *kcontrol,
591 struct snd_ctl_elem_value *ucontrol)
592{
593 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
594 struct sigmatel_spec *spec = codec->spec;
00ef50c2 595 struct hda_input_mux *smux = &spec->private_smux;
d9737751 596 unsigned int smux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
00ef50c2
MR
597 int err, val;
598 hda_nid_t nid;
d9737751 599
00ef50c2 600 err = snd_hda_input_mux_put(codec, spec->sinput_mux, ucontrol,
d9737751 601 spec->smux_nids[smux_idx], &spec->cur_smux[smux_idx]);
00ef50c2
MR
602 if (err < 0)
603 return err;
604
605 if (spec->spdif_mute) {
606 if (smux_idx == 0)
607 nid = spec->multiout.dig_out_nid;
608 else
609 nid = codec->slave_dig_outs[smux_idx - 1];
610 if (spec->cur_smux[smux_idx] == smux->num_items - 1)
c9b46f91 611 val = HDA_AMP_MUTE;
00ef50c2 612 else
c9b46f91 613 val = 0;
00ef50c2 614 /* un/mute SPDIF out */
c9b46f91
TI
615 snd_hda_codec_amp_stereo(codec, nid, HDA_OUTPUT, 0,
616 HDA_AMP_MUTE, val);
00ef50c2
MR
617 }
618 return 0;
d9737751
MR
619}
620
c8b6bf9b 621static int stac92xx_mux_enum_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
2f2f4251
M
622{
623 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
624 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa 625 return snd_hda_input_mux_info(spec->input_mux, uinfo);
2f2f4251
M
626}
627
c8b6bf9b 628static int stac92xx_mux_enum_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2f2f4251
M
629{
630 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
631 struct sigmatel_spec *spec = codec->spec;
632 unsigned int adc_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
633
634 ucontrol->value.enumerated.item[0] = spec->cur_mux[adc_idx];
635 return 0;
636}
637
c8b6bf9b 638static int stac92xx_mux_enum_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2f2f4251
M
639{
640 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
641 struct sigmatel_spec *spec = codec->spec;
642 unsigned int adc_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
643
c7d4b2fa 644 return snd_hda_input_mux_put(codec, spec->input_mux, ucontrol,
2f2f4251
M
645 spec->mux_nids[adc_idx], &spec->cur_mux[adc_idx]);
646}
647
b22b4821
MR
648static int stac92xx_mono_mux_enum_info(struct snd_kcontrol *kcontrol,
649 struct snd_ctl_elem_info *uinfo)
650{
651 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
652 struct sigmatel_spec *spec = codec->spec;
653 return snd_hda_input_mux_info(spec->mono_mux, uinfo);
654}
655
656static int stac92xx_mono_mux_enum_get(struct snd_kcontrol *kcontrol,
657 struct snd_ctl_elem_value *ucontrol)
658{
659 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
660 struct sigmatel_spec *spec = codec->spec;
661
662 ucontrol->value.enumerated.item[0] = spec->cur_mmux;
663 return 0;
664}
665
666static int stac92xx_mono_mux_enum_put(struct snd_kcontrol *kcontrol,
667 struct snd_ctl_elem_value *ucontrol)
668{
669 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
670 struct sigmatel_spec *spec = codec->spec;
671
672 return snd_hda_input_mux_put(codec, spec->mono_mux, ucontrol,
673 spec->mono_nid, &spec->cur_mmux);
674}
675
89385035
MR
676static int stac92xx_amp_mux_enum_info(struct snd_kcontrol *kcontrol,
677 struct snd_ctl_elem_info *uinfo)
678{
679 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
680 struct sigmatel_spec *spec = codec->spec;
681 return snd_hda_input_mux_info(spec->amp_mux, uinfo);
682}
683
684static int stac92xx_amp_mux_enum_get(struct snd_kcontrol *kcontrol,
685 struct snd_ctl_elem_value *ucontrol)
686{
687 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
688 struct sigmatel_spec *spec = codec->spec;
689
690 ucontrol->value.enumerated.item[0] = spec->cur_amux;
691 return 0;
692}
693
694static int stac92xx_amp_mux_enum_put(struct snd_kcontrol *kcontrol,
695 struct snd_ctl_elem_value *ucontrol)
696{
697 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
698 struct sigmatel_spec *spec = codec->spec;
699 struct snd_kcontrol *ctl =
700 snd_hda_find_mixer_ctl(codec, "Amp Capture Volume");
701 if (!ctl)
702 return -EINVAL;
703
704 snd_ctl_notify(codec->bus->card, SNDRV_CTL_EVENT_MASK_VALUE |
705 SNDRV_CTL_EVENT_MASK_INFO, &ctl->id);
706
707 return snd_hda_input_mux_put(codec, spec->amp_mux, ucontrol,
708 0, &spec->cur_amux);
709}
710
5f10c4a9
ML
711#define stac92xx_aloopback_info snd_ctl_boolean_mono_info
712
713static int stac92xx_aloopback_get(struct snd_kcontrol *kcontrol,
714 struct snd_ctl_elem_value *ucontrol)
715{
716 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
e1f0d669 717 unsigned int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
5f10c4a9
ML
718 struct sigmatel_spec *spec = codec->spec;
719
e1f0d669
MR
720 ucontrol->value.integer.value[0] = !!(spec->aloopback &
721 (spec->aloopback_mask << idx));
5f10c4a9
ML
722 return 0;
723}
724
725static int stac92xx_aloopback_put(struct snd_kcontrol *kcontrol,
726 struct snd_ctl_elem_value *ucontrol)
727{
728 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
729 struct sigmatel_spec *spec = codec->spec;
e1f0d669 730 unsigned int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
5f10c4a9 731 unsigned int dac_mode;
e1f0d669 732 unsigned int val, idx_val;
5f10c4a9 733
e1f0d669
MR
734 idx_val = spec->aloopback_mask << idx;
735 if (ucontrol->value.integer.value[0])
736 val = spec->aloopback | idx_val;
737 else
738 val = spec->aloopback & ~idx_val;
68ea7b2f 739 if (spec->aloopback == val)
5f10c4a9
ML
740 return 0;
741
68ea7b2f 742 spec->aloopback = val;
5f10c4a9 743
e1f0d669
MR
744 /* Only return the bits defined by the shift value of the
745 * first two bytes of the mask
746 */
5f10c4a9 747 dac_mode = snd_hda_codec_read(codec, codec->afg, 0,
e1f0d669
MR
748 kcontrol->private_value & 0xFFFF, 0x0);
749 dac_mode >>= spec->aloopback_shift;
5f10c4a9 750
e1f0d669 751 if (spec->aloopback & idx_val) {
5f10c4a9 752 snd_hda_power_up(codec);
e1f0d669 753 dac_mode |= idx_val;
5f10c4a9
ML
754 } else {
755 snd_hda_power_down(codec);
e1f0d669 756 dac_mode &= ~idx_val;
5f10c4a9
ML
757 }
758
759 snd_hda_codec_write_cache(codec, codec->afg, 0,
760 kcontrol->private_value >> 16, dac_mode);
761
762 return 1;
763}
764
c7d4b2fa 765static struct hda_verb stac9200_core_init[] = {
2f2f4251 766 /* set dac0mux for dac converter */
c7d4b2fa 767 { 0x07, AC_VERB_SET_CONNECT_SEL, 0x00},
2f2f4251
M
768 {}
769};
770
1194b5b7
TI
771static struct hda_verb stac9200_eapd_init[] = {
772 /* set dac0mux for dac converter */
773 {0x07, AC_VERB_SET_CONNECT_SEL, 0x00},
774 {0x08, AC_VERB_SET_EAPD_BTLENABLE, 0x02},
775 {}
776};
777
e1f0d669
MR
778static struct hda_verb stac92hd73xx_6ch_core_init[] = {
779 /* set master volume and direct control */
780 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
e1f0d669
MR
781 /* setup adcs to point to mixer */
782 { 0x20, AC_VERB_SET_CONNECT_SEL, 0x0b},
783 { 0x21, AC_VERB_SET_CONNECT_SEL, 0x0b},
e1f0d669
MR
784 { 0x0f, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
785 { 0x10, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
786 { 0x11, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
787 /* setup import muxs */
788 { 0x28, AC_VERB_SET_CONNECT_SEL, 0x01},
789 { 0x29, AC_VERB_SET_CONNECT_SEL, 0x01},
790 { 0x2a, AC_VERB_SET_CONNECT_SEL, 0x01},
791 { 0x2b, AC_VERB_SET_CONNECT_SEL, 0x00},
792 {}
793};
794
d654a660
MR
795static struct hda_verb dell_eq_core_init[] = {
796 /* set master volume to max value without distortion
797 * and direct control */
798 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xec},
d654a660
MR
799 /* setup adcs to point to mixer */
800 { 0x20, AC_VERB_SET_CONNECT_SEL, 0x0b},
801 { 0x21, AC_VERB_SET_CONNECT_SEL, 0x0b},
802 /* setup import muxs */
803 { 0x28, AC_VERB_SET_CONNECT_SEL, 0x01},
804 { 0x29, AC_VERB_SET_CONNECT_SEL, 0x01},
805 { 0x2a, AC_VERB_SET_CONNECT_SEL, 0x01},
806 { 0x2b, AC_VERB_SET_CONNECT_SEL, 0x00},
807 {}
808};
809
52fe0f9d 810static struct hda_verb dell_m6_core_init[] = {
6b3ab21e 811 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
52fe0f9d
MR
812 /* setup adcs to point to mixer */
813 { 0x20, AC_VERB_SET_CONNECT_SEL, 0x0b},
814 { 0x21, AC_VERB_SET_CONNECT_SEL, 0x0b},
815 /* setup import muxs */
816 { 0x28, AC_VERB_SET_CONNECT_SEL, 0x01},
817 { 0x29, AC_VERB_SET_CONNECT_SEL, 0x01},
818 { 0x2a, AC_VERB_SET_CONNECT_SEL, 0x01},
819 { 0x2b, AC_VERB_SET_CONNECT_SEL, 0x00},
820 {}
821};
822
e1f0d669
MR
823static struct hda_verb stac92hd73xx_8ch_core_init[] = {
824 /* set master volume and direct control */
825 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
e1f0d669
MR
826 /* setup adcs to point to mixer */
827 { 0x20, AC_VERB_SET_CONNECT_SEL, 0x0b},
828 { 0x21, AC_VERB_SET_CONNECT_SEL, 0x0b},
e1f0d669
MR
829 { 0x0f, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
830 { 0x10, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
831 { 0x11, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
832 /* setup import muxs */
833 { 0x28, AC_VERB_SET_CONNECT_SEL, 0x01},
834 { 0x29, AC_VERB_SET_CONNECT_SEL, 0x01},
835 { 0x2a, AC_VERB_SET_CONNECT_SEL, 0x01},
836 { 0x2b, AC_VERB_SET_CONNECT_SEL, 0x03},
837 {}
838};
839
840static struct hda_verb stac92hd73xx_10ch_core_init[] = {
841 /* set master volume and direct control */
842 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
e1f0d669
MR
843 /* dac3 is connected to import3 mux */
844 { 0x18, AC_VERB_SET_AMP_GAIN_MUTE, 0xb07f},
e1f0d669
MR
845 /* setup adcs to point to mixer */
846 { 0x20, AC_VERB_SET_CONNECT_SEL, 0x0b},
847 { 0x21, AC_VERB_SET_CONNECT_SEL, 0x0b},
e1f0d669
MR
848 { 0x0f, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
849 { 0x10, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
850 { 0x11, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT},
851 /* setup import muxs */
852 { 0x28, AC_VERB_SET_CONNECT_SEL, 0x01},
853 { 0x29, AC_VERB_SET_CONNECT_SEL, 0x01},
854 { 0x2a, AC_VERB_SET_CONNECT_SEL, 0x01},
855 { 0x2b, AC_VERB_SET_CONNECT_SEL, 0x03},
856 {}
857};
858
d0513fc6 859static struct hda_verb stac92hd83xxx_core_init[] = {
d0513fc6
MR
860 { 0xa, AC_VERB_SET_CONNECT_SEL, 0x0},
861 { 0xb, AC_VERB_SET_CONNECT_SEL, 0x0},
862 { 0xd, AC_VERB_SET_CONNECT_SEL, 0x1},
863
864 /* power state controls amps */
865 { 0x01, AC_VERB_SET_EAPD, 1 << 2},
574f3c4f 866 {}
d0513fc6
MR
867};
868
e035b841 869static struct hda_verb stac92hd71bxx_core_init[] = {
541eee87
MR
870 /* set master volume and direct control */
871 { 0x28, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
574f3c4f 872 {}
541eee87
MR
873};
874
ca8d33fc 875#define HD_DISABLE_PORTF 1
541eee87 876static struct hda_verb stac92hd71bxx_analog_core_init[] = {
aafc4412
MR
877 /* start of config #1 */
878
879 /* connect port 0f to audio mixer */
880 { 0x0f, AC_VERB_SET_CONNECT_SEL, 0x2},
aafc4412
MR
881 /* start of config #2 */
882
e035b841
MR
883 /* set master volume and direct control */
884 { 0x28, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
ca8d33fc
MR
885 {}
886};
887
888static struct hda_verb stac92hd71bxx_unmute_core_init[] = {
889 /* unmute right and left channels for nodes 0x0f, 0xa, 0x0d */
890 { 0x0f, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
e035b841
MR
891 { 0x0a, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
892 { 0x0d, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
e035b841
MR
893 {}
894};
895
8e21c34c
TD
896static struct hda_verb stac925x_core_init[] = {
897 /* set dac0mux for dac converter */
898 { 0x06, AC_VERB_SET_CONNECT_SEL, 0x00},
c9280d68
TI
899 /* mute the master volume */
900 { 0x0e, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_MUTE },
8e21c34c
TD
901 {}
902};
903
c7d4b2fa 904static struct hda_verb stac922x_core_init[] = {
2f2f4251 905 /* set master volume and direct control */
c7d4b2fa 906 { 0x16, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
2f2f4251
M
907 {}
908};
909
93ed1503 910static struct hda_verb d965_core_init[] = {
19039bd0 911 /* set master volume and direct control */
93ed1503 912 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
19039bd0
TI
913 /* unmute node 0x1b */
914 { 0x1b, AC_VERB_SET_AMP_GAIN_MUTE, 0xb000},
915 /* select node 0x03 as DAC */
916 { 0x0b, AC_VERB_SET_CONNECT_SEL, 0x01},
917 {}
918};
919
3cc08dc6
MP
920static struct hda_verb stac927x_core_init[] = {
921 /* set master volume and direct control */
922 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
1cd2224c
MR
923 /* enable analog pc beep path */
924 { 0x01, AC_VERB_SET_DIGI_CONVERT_2, 1 << 5},
3cc08dc6
MP
925 {}
926};
927
f3302a59
MP
928static struct hda_verb stac9205_core_init[] = {
929 /* set master volume and direct control */
930 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
d0513fc6
MR
931 /* enable analog pc beep path */
932 { 0x01, AC_VERB_SET_DIGI_CONVERT_2, 1 << 5},
f3302a59
MP
933 {}
934};
935
b22b4821
MR
936#define STAC_MONO_MUX \
937 { \
938 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
939 .name = "Mono Mux", \
940 .count = 1, \
941 .info = stac92xx_mono_mux_enum_info, \
942 .get = stac92xx_mono_mux_enum_get, \
943 .put = stac92xx_mono_mux_enum_put, \
944 }
945
89385035
MR
946#define STAC_AMP_MUX \
947 { \
948 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
949 .name = "Amp Selector Capture Switch", \
950 .count = 1, \
951 .info = stac92xx_amp_mux_enum_info, \
952 .get = stac92xx_amp_mux_enum_get, \
953 .put = stac92xx_amp_mux_enum_put, \
954 }
955
956#define STAC_AMP_VOL(xname, nid, chs, idx, dir) \
957 { \
958 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
959 .name = xname, \
960 .index = 0, \
961 .access = SNDRV_CTL_ELEM_ACCESS_READWRITE | \
962 SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
963 SNDRV_CTL_ELEM_ACCESS_TLV_CALLBACK, \
964 .info = stac92xx_amp_volume_info, \
965 .get = stac92xx_amp_volume_get, \
966 .put = stac92xx_amp_volume_put, \
967 .tlv = { .c = snd_hda_mixer_amp_tlv }, \
968 .private_value = HDA_COMPOSE_AMP_VAL(nid, chs, idx, dir) \
969 }
970
e1f0d669 971#define STAC_ANALOG_LOOPBACK(verb_read, verb_write, cnt) \
5f10c4a9
ML
972 { \
973 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
974 .name = "Analog Loopback", \
e1f0d669 975 .count = cnt, \
5f10c4a9
ML
976 .info = stac92xx_aloopback_info, \
977 .get = stac92xx_aloopback_get, \
978 .put = stac92xx_aloopback_put, \
979 .private_value = verb_read | (verb_write << 16), \
980 }
981
c8b6bf9b 982static struct snd_kcontrol_new stac9200_mixer[] = {
2f2f4251
M
983 HDA_CODEC_VOLUME("Master Playback Volume", 0xb, 0, HDA_OUTPUT),
984 HDA_CODEC_MUTE("Master Playback Switch", 0xb, 0, HDA_OUTPUT),
2f2f4251
M
985 HDA_CODEC_VOLUME("Capture Volume", 0x0a, 0, HDA_OUTPUT),
986 HDA_CODEC_MUTE("Capture Switch", 0x0a, 0, HDA_OUTPUT),
2f2f4251
M
987 { } /* end */
988};
989
2a9c7816 990#define DELL_M6_MIXER 6
e1f0d669 991static struct snd_kcontrol_new stac92hd73xx_6ch_mixer[] = {
2a9c7816 992 /* start of config #1 */
e1f0d669
MR
993 HDA_CODEC_VOLUME("Front Mic Mixer Capture Volume", 0x1d, 0, HDA_INPUT),
994 HDA_CODEC_MUTE("Front Mic Mixer Capture Switch", 0x1d, 0, HDA_INPUT),
995
e1f0d669
MR
996 HDA_CODEC_VOLUME("Line In Mixer Capture Volume", 0x1d, 0x2, HDA_INPUT),
997 HDA_CODEC_MUTE("Line In Mixer Capture Switch", 0x1d, 0x2, HDA_INPUT),
998
2a9c7816
MR
999 HDA_CODEC_VOLUME("CD Mixer Capture Volume", 0x1d, 0x4, HDA_INPUT),
1000 HDA_CODEC_MUTE("CD Mixer Capture Switch", 0x1d, 0x4, HDA_INPUT),
1001
1002 /* start of config #2 */
1003 HDA_CODEC_VOLUME("Mic Mixer Capture Volume", 0x1d, 0x1, HDA_INPUT),
1004 HDA_CODEC_MUTE("Mic Mixer Capture Switch", 0x1d, 0x1, HDA_INPUT),
1005
e1f0d669
MR
1006 HDA_CODEC_VOLUME("DAC Mixer Capture Volume", 0x1d, 0x3, HDA_INPUT),
1007 HDA_CODEC_MUTE("DAC Mixer Capture Switch", 0x1d, 0x3, HDA_INPUT),
1008
2a9c7816
MR
1009 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 3),
1010
1011 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x20, 0x0, HDA_OUTPUT),
1012 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x20, 0x0, HDA_OUTPUT),
1013
1014 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x21, 0x0, HDA_OUTPUT),
1015 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x21, 0x0, HDA_OUTPUT),
1016
e1f0d669
MR
1017 { } /* end */
1018};
1019
1020static struct snd_kcontrol_new stac92hd73xx_8ch_mixer[] = {
e1f0d669
MR
1021 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 4),
1022
e1f0d669
MR
1023 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x20, 0x0, HDA_OUTPUT),
1024 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x20, 0x0, HDA_OUTPUT),
1025
1026 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x21, 0x0, HDA_OUTPUT),
1027 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x21, 0x0, HDA_OUTPUT),
1028
1029 HDA_CODEC_VOLUME("Front Mic Mixer Capture Volume", 0x1d, 0, HDA_INPUT),
1030 HDA_CODEC_MUTE("Front Mic Mixer Capture Switch", 0x1d, 0, HDA_INPUT),
1031
1032 HDA_CODEC_VOLUME("Mic Mixer Capture Volume", 0x1d, 0x1, HDA_INPUT),
1033 HDA_CODEC_MUTE("Mic Mixer Capture Switch", 0x1d, 0x1, HDA_INPUT),
1034
1035 HDA_CODEC_VOLUME("Line In Mixer Capture Volume", 0x1d, 0x2, HDA_INPUT),
1036 HDA_CODEC_MUTE("Line In Mixer Capture Switch", 0x1d, 0x2, HDA_INPUT),
1037
1038 HDA_CODEC_VOLUME("DAC Mixer Capture Volume", 0x1d, 0x3, HDA_INPUT),
1039 HDA_CODEC_MUTE("DAC Mixer Capture Switch", 0x1d, 0x3, HDA_INPUT),
1040
1041 HDA_CODEC_VOLUME("CD Mixer Capture Volume", 0x1d, 0x4, HDA_INPUT),
1042 HDA_CODEC_MUTE("CD Mixer Capture Switch", 0x1d, 0x4, HDA_INPUT),
1043 { } /* end */
1044};
1045
1046static struct snd_kcontrol_new stac92hd73xx_10ch_mixer[] = {
e1f0d669
MR
1047 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 5),
1048
e1f0d669
MR
1049 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x20, 0x0, HDA_OUTPUT),
1050 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x20, 0x0, HDA_OUTPUT),
1051
1052 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x21, 0x0, HDA_OUTPUT),
1053 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x21, 0x0, HDA_OUTPUT),
1054
1055 HDA_CODEC_VOLUME("Front Mic Mixer Capture Volume", 0x1d, 0, HDA_INPUT),
1056 HDA_CODEC_MUTE("Front Mic Mixer Capture Switch", 0x1d, 0, HDA_INPUT),
1057
1058 HDA_CODEC_VOLUME("Mic Mixer Capture Volume", 0x1d, 0x1, HDA_INPUT),
1059 HDA_CODEC_MUTE("Mic Mixer Capture Switch", 0x1d, 0x1, HDA_INPUT),
1060
1061 HDA_CODEC_VOLUME("Line In Mixer Capture Volume", 0x1d, 0x2, HDA_INPUT),
1062 HDA_CODEC_MUTE("Line In Mixer Capture Switch", 0x1d, 0x2, HDA_INPUT),
1063
1064 HDA_CODEC_VOLUME("DAC Mixer Capture Volume", 0x1d, 0x3, HDA_INPUT),
1065 HDA_CODEC_MUTE("DAC Mixer Capture Switch", 0x1d, 0x3, HDA_INPUT),
1066
1067 HDA_CODEC_VOLUME("CD Mixer Capture Volume", 0x1d, 0x4, HDA_INPUT),
1068 HDA_CODEC_MUTE("CD Mixer Capture Switch", 0x1d, 0x4, HDA_INPUT),
1069 { } /* end */
1070};
1071
d0513fc6
MR
1072
1073static struct snd_kcontrol_new stac92hd83xxx_mixer[] = {
1074 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x17, 0x0, HDA_OUTPUT),
1075 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x17, 0x0, HDA_OUTPUT),
1076
1077 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x18, 0x0, HDA_OUTPUT),
1078 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x18, 0x0, HDA_OUTPUT),
1079
74b7ff48
MR
1080 HDA_CODEC_VOLUME("DAC0 Capture Volume", 0x1b, 0x3, HDA_INPUT),
1081 HDA_CODEC_MUTE("DAC0 Capture Switch", 0x1b, 0x3, HDA_INPUT),
d0513fc6 1082
74b7ff48
MR
1083 HDA_CODEC_VOLUME("DAC1 Capture Volume", 0x1b, 0x4, HDA_INPUT),
1084 HDA_CODEC_MUTE("DAC1 Capture Switch", 0x1b, 0x4, HDA_INPUT),
d0513fc6 1085
74b7ff48
MR
1086 HDA_CODEC_VOLUME("Front Mic Capture Volume", 0x1b, 0x0, HDA_INPUT),
1087 HDA_CODEC_MUTE("Front Mic Capture Switch", 0x1b, 0x0, HDA_INPUT),
d0513fc6 1088
74b7ff48
MR
1089 HDA_CODEC_VOLUME("Line In Capture Volume", 0x1b, 0x2, HDA_INPUT),
1090 HDA_CODEC_MUTE("Line In Capture Switch", 0x1b, 0x2, HDA_INPUT),
d0513fc6
MR
1091
1092 /*
74b7ff48
MR
1093 HDA_CODEC_VOLUME("Mic Capture Volume", 0x1b, 0x1, HDA_INPUT),
1094 HDA_CODEC_MUTE("Mic Capture Switch", 0x1b 0x1, HDA_INPUT),
d0513fc6
MR
1095 */
1096 { } /* end */
1097};
1098
541eee87 1099static struct snd_kcontrol_new stac92hd71bxx_analog_mixer[] = {
4b33c767 1100 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A0, 2),
e035b841 1101
9b35947f
MR
1102 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x1c, 0x0, HDA_OUTPUT),
1103 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x1c, 0x0, HDA_OUTPUT),
9b35947f
MR
1104
1105 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x1d, 0x0, HDA_OUTPUT),
1106 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x1d, 0x0, HDA_OUTPUT),
1cd2224c
MR
1107 /* analog pc-beep replaced with digital beep support */
1108 /*
f7c5dda2
MR
1109 HDA_CODEC_VOLUME("PC Beep Volume", 0x17, 0x2, HDA_INPUT),
1110 HDA_CODEC_MUTE("PC Beep Switch", 0x17, 0x2, HDA_INPUT),
1cd2224c 1111 */
f7c5dda2 1112
687cb98e
MR
1113 HDA_CODEC_MUTE("Import0 Mux Capture Switch", 0x17, 0x0, HDA_INPUT),
1114 HDA_CODEC_VOLUME("Import0 Mux Capture Volume", 0x17, 0x0, HDA_INPUT),
4b33c767 1115
687cb98e
MR
1116 HDA_CODEC_MUTE("Import1 Mux Capture Switch", 0x17, 0x1, HDA_INPUT),
1117 HDA_CODEC_VOLUME("Import1 Mux Capture Volume", 0x17, 0x1, HDA_INPUT),
4b33c767
MR
1118
1119 HDA_CODEC_MUTE("DAC0 Capture Switch", 0x17, 0x3, HDA_INPUT),
1120 HDA_CODEC_VOLUME("DAC0 Capture Volume", 0x17, 0x3, HDA_INPUT),
1121
1122 HDA_CODEC_MUTE("DAC1 Capture Switch", 0x17, 0x4, HDA_INPUT),
1123 HDA_CODEC_VOLUME("DAC1 Capture Volume", 0x17, 0x4, HDA_INPUT),
e035b841
MR
1124 { } /* end */
1125};
1126
541eee87 1127static struct snd_kcontrol_new stac92hd71bxx_mixer[] = {
541eee87
MR
1128 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A0, 2),
1129
541eee87
MR
1130 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x1c, 0x0, HDA_OUTPUT),
1131 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x1c, 0x0, HDA_OUTPUT),
541eee87
MR
1132
1133 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x1d, 0x0, HDA_OUTPUT),
1134 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x1d, 0x0, HDA_OUTPUT),
541eee87
MR
1135 { } /* end */
1136};
1137
8e21c34c 1138static struct snd_kcontrol_new stac925x_mixer[] = {
c9280d68
TI
1139 HDA_CODEC_VOLUME("Master Playback Volume", 0x0e, 0, HDA_OUTPUT),
1140 HDA_CODEC_MUTE("Master Playback Switch", 0x0e, 0, HDA_OUTPUT),
8e21c34c 1141 HDA_CODEC_VOLUME("Capture Volume", 0x09, 0, HDA_OUTPUT),
587755f1 1142 HDA_CODEC_MUTE("Capture Switch", 0x14, 0, HDA_OUTPUT),
8e21c34c
TD
1143 { } /* end */
1144};
1145
9e05b7a3 1146static struct snd_kcontrol_new stac9205_mixer[] = {
e1f0d669 1147 STAC_ANALOG_LOOPBACK(0xFE0, 0x7E0, 1),
9e05b7a3
ML
1148
1149 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x1b, 0x0, HDA_INPUT),
1150 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x1d, 0x0, HDA_OUTPUT),
9e05b7a3
ML
1151
1152 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x1c, 0x0, HDA_INPUT),
1153 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x1e, 0x0, HDA_OUTPUT),
2f2f4251
M
1154 { } /* end */
1155};
1156
19039bd0 1157/* This needs to be generated dynamically based on sequence */
9e05b7a3 1158static struct snd_kcontrol_new stac922x_mixer[] = {
9e05b7a3
ML
1159 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x17, 0x0, HDA_INPUT),
1160 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x17, 0x0, HDA_INPUT),
9e05b7a3
ML
1161
1162 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x18, 0x0, HDA_INPUT),
1163 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x18, 0x0, HDA_INPUT),
19039bd0
TI
1164 { } /* end */
1165};
1166
9e05b7a3 1167
d1d985f0 1168static struct snd_kcontrol_new stac927x_mixer[] = {
e1f0d669 1169 STAC_ANALOG_LOOPBACK(0xFEB, 0x7EB, 1),
3cc08dc6 1170
9e05b7a3
ML
1171 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x0, 0x18, 0x0, HDA_INPUT),
1172 HDA_CODEC_MUTE_IDX("Capture Switch", 0x0, 0x1b, 0x0, HDA_OUTPUT),
9e05b7a3
ML
1173
1174 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x1, 0x19, 0x0, HDA_INPUT),
1175 HDA_CODEC_MUTE_IDX("Capture Switch", 0x1, 0x1c, 0x0, HDA_OUTPUT),
9e05b7a3
ML
1176
1177 HDA_CODEC_VOLUME_IDX("Capture Volume", 0x2, 0x1A, 0x0, HDA_INPUT),
1178 HDA_CODEC_MUTE_IDX("Capture Switch", 0x2, 0x1d, 0x0, HDA_OUTPUT),
f3302a59
MP
1179 { } /* end */
1180};
1181
1697055e
TI
1182static struct snd_kcontrol_new stac_dmux_mixer = {
1183 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1184 .name = "Digital Input Source",
1185 /* count set later */
1186 .info = stac92xx_dmux_enum_info,
1187 .get = stac92xx_dmux_enum_get,
1188 .put = stac92xx_dmux_enum_put,
1189};
1190
d9737751
MR
1191static struct snd_kcontrol_new stac_smux_mixer = {
1192 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
e3487970 1193 .name = "IEC958 Playback Source",
d9737751
MR
1194 /* count set later */
1195 .info = stac92xx_smux_enum_info,
1196 .get = stac92xx_smux_enum_get,
1197 .put = stac92xx_smux_enum_put,
1198};
1199
2134ea4f
TI
1200static const char *slave_vols[] = {
1201 "Front Playback Volume",
1202 "Surround Playback Volume",
1203 "Center Playback Volume",
1204 "LFE Playback Volume",
1205 "Side Playback Volume",
1206 "Headphone Playback Volume",
1207 "Headphone Playback Volume",
1208 "Speaker Playback Volume",
1209 "External Speaker Playback Volume",
1210 "Speaker2 Playback Volume",
1211 NULL
1212};
1213
1214static const char *slave_sws[] = {
1215 "Front Playback Switch",
1216 "Surround Playback Switch",
1217 "Center Playback Switch",
1218 "LFE Playback Switch",
1219 "Side Playback Switch",
1220 "Headphone Playback Switch",
1221 "Headphone Playback Switch",
1222 "Speaker Playback Switch",
1223 "External Speaker Playback Switch",
1224 "Speaker2 Playback Switch",
edb54a55 1225 "IEC958 Playback Switch",
2134ea4f
TI
1226 NULL
1227};
1228
603c4019 1229static void stac92xx_free_kctls(struct hda_codec *codec);
e4973e1e 1230static int stac92xx_add_jack(struct hda_codec *codec, hda_nid_t nid, int type);
603c4019 1231
2f2f4251
M
1232static int stac92xx_build_controls(struct hda_codec *codec)
1233{
1234 struct sigmatel_spec *spec = codec->spec;
e4973e1e
TI
1235 struct auto_pin_cfg *cfg = &spec->autocfg;
1236 hda_nid_t nid;
2f2f4251 1237 int err;
c7d4b2fa 1238 int i;
2f2f4251
M
1239
1240 err = snd_hda_add_new_ctls(codec, spec->mixer);
1241 if (err < 0)
1242 return err;
c7d4b2fa
M
1243
1244 for (i = 0; i < spec->num_mixers; i++) {
1245 err = snd_hda_add_new_ctls(codec, spec->mixers[i]);
1246 if (err < 0)
1247 return err;
1248 }
1697055e
TI
1249 if (spec->num_dmuxes > 0) {
1250 stac_dmux_mixer.count = spec->num_dmuxes;
d13bd412 1251 err = snd_hda_ctl_add(codec,
1697055e
TI
1252 snd_ctl_new1(&stac_dmux_mixer, codec));
1253 if (err < 0)
1254 return err;
1255 }
d9737751 1256 if (spec->num_smuxes > 0) {
00ef50c2
MR
1257 int wcaps = get_wcaps(codec, spec->multiout.dig_out_nid);
1258 struct hda_input_mux *smux = &spec->private_smux;
1259 /* check for mute support on SPDIF out */
1260 if (wcaps & AC_WCAP_OUT_AMP) {
1261 smux->items[smux->num_items].label = "Off";
1262 smux->items[smux->num_items].index = 0;
1263 smux->num_items++;
1264 spec->spdif_mute = 1;
1265 }
d9737751 1266 stac_smux_mixer.count = spec->num_smuxes;
4f2d23e1 1267 err = snd_hda_ctl_add(codec,
d9737751
MR
1268 snd_ctl_new1(&stac_smux_mixer, codec));
1269 if (err < 0)
1270 return err;
1271 }
c7d4b2fa 1272
dabbed6f
M
1273 if (spec->multiout.dig_out_nid) {
1274 err = snd_hda_create_spdif_out_ctls(codec, spec->multiout.dig_out_nid);
1275 if (err < 0)
1276 return err;
9a08160b
TI
1277 err = snd_hda_create_spdif_share_sw(codec,
1278 &spec->multiout);
1279 if (err < 0)
1280 return err;
1281 spec->multiout.share_spdif = 1;
dabbed6f 1282 }
da74ae3e 1283 if (spec->dig_in_nid && !(spec->gpio_dir & 0x01)) {
dabbed6f
M
1284 err = snd_hda_create_spdif_in_ctls(codec, spec->dig_in_nid);
1285 if (err < 0)
1286 return err;
1287 }
2134ea4f
TI
1288
1289 /* if we have no master control, let's create it */
1290 if (!snd_hda_find_mixer_ctl(codec, "Master Playback Volume")) {
1c82ed1b 1291 unsigned int vmaster_tlv[4];
2134ea4f 1292 snd_hda_set_vmaster_tlv(codec, spec->multiout.dac_nids[0],
1c82ed1b 1293 HDA_OUTPUT, vmaster_tlv);
7c7767eb
TI
1294 /* correct volume offset */
1295 vmaster_tlv[2] += vmaster_tlv[3] * spec->volume_offset;
2134ea4f 1296 err = snd_hda_add_vmaster(codec, "Master Playback Volume",
1c82ed1b 1297 vmaster_tlv, slave_vols);
2134ea4f
TI
1298 if (err < 0)
1299 return err;
1300 }
1301 if (!snd_hda_find_mixer_ctl(codec, "Master Playback Switch")) {
1302 err = snd_hda_add_vmaster(codec, "Master Playback Switch",
1303 NULL, slave_sws);
1304 if (err < 0)
1305 return err;
1306 }
1307
603c4019 1308 stac92xx_free_kctls(codec); /* no longer needed */
e4973e1e
TI
1309
1310 /* create jack input elements */
1311 if (spec->hp_detect) {
1312 for (i = 0; i < cfg->hp_outs; i++) {
1313 int type = SND_JACK_HEADPHONE;
1314 nid = cfg->hp_pins[i];
1315 /* jack detection */
1316 if (cfg->hp_outs == i)
1317 type |= SND_JACK_LINEOUT;
1318 err = stac92xx_add_jack(codec, nid, type);
1319 if (err < 0)
1320 return err;
1321 }
1322 }
1323 for (i = 0; i < cfg->line_outs; i++) {
1324 err = stac92xx_add_jack(codec, cfg->line_out_pins[i],
1325 SND_JACK_LINEOUT);
1326 if (err < 0)
1327 return err;
1328 }
1329 for (i = 0; i < AUTO_PIN_LAST; i++) {
1330 nid = cfg->input_pins[i];
1331 if (nid) {
1332 err = stac92xx_add_jack(codec, nid,
1333 SND_JACK_MICROPHONE);
1334 if (err < 0)
1335 return err;
1336 }
1337 }
1338
dabbed6f 1339 return 0;
2f2f4251
M
1340}
1341
403d1944 1342static unsigned int ref9200_pin_configs[8] = {
dabbed6f 1343 0x01c47010, 0x01447010, 0x0221401f, 0x01114010,
2f2f4251
M
1344 0x02a19020, 0x01a19021, 0x90100140, 0x01813122,
1345};
1346
58eec423
MCC
1347static unsigned int gateway9200_m4_pin_configs[8] = {
1348 0x400000fe, 0x404500f4, 0x400100f0, 0x90110010,
1349 0x400100f1, 0x02a1902e, 0x500000f2, 0x500000f3,
1350};
1351static unsigned int gateway9200_m4_2_pin_configs[8] = {
1352 0x400000fe, 0x404500f4, 0x400100f0, 0x90110010,
1353 0x400100f1, 0x02a1902e, 0x500000f2, 0x500000f3,
1354};
1355
1356/*
dfe495d0
TI
1357 STAC 9200 pin configs for
1358 102801A8
1359 102801DE
1360 102801E8
1361*/
1362static unsigned int dell9200_d21_pin_configs[8] = {
af6c016e
TI
1363 0x400001f0, 0x400001f1, 0x02214030, 0x01014010,
1364 0x02a19020, 0x01a19021, 0x90100140, 0x01813122,
dfe495d0
TI
1365};
1366
1367/*
1368 STAC 9200 pin configs for
1369 102801C0
1370 102801C1
1371*/
1372static unsigned int dell9200_d22_pin_configs[8] = {
af6c016e
TI
1373 0x400001f0, 0x400001f1, 0x0221401f, 0x01014010,
1374 0x01813020, 0x02a19021, 0x90100140, 0x400001f2,
dfe495d0
TI
1375};
1376
1377/*
1378 STAC 9200 pin configs for
1379 102801C4 (Dell Dimension E310)
1380 102801C5
1381 102801C7
1382 102801D9
1383 102801DA
1384 102801E3
1385*/
1386static unsigned int dell9200_d23_pin_configs[8] = {
af6c016e
TI
1387 0x400001f0, 0x400001f1, 0x0221401f, 0x01014010,
1388 0x01813020, 0x01a19021, 0x90100140, 0x400001f2,
dfe495d0
TI
1389};
1390
1391
1392/*
1393 STAC 9200-32 pin configs for
1394 102801B5 (Dell Inspiron 630m)
1395 102801D8 (Dell Inspiron 640m)
1396*/
1397static unsigned int dell9200_m21_pin_configs[8] = {
af6c016e
TI
1398 0x40c003fa, 0x03441340, 0x0321121f, 0x90170310,
1399 0x408003fb, 0x03a11020, 0x401003fc, 0x403003fd,
dfe495d0
TI
1400};
1401
1402/*
1403 STAC 9200-32 pin configs for
1404 102801C2 (Dell Latitude D620)
1405 102801C8
1406 102801CC (Dell Latitude D820)
1407 102801D4
1408 102801D6
1409*/
1410static unsigned int dell9200_m22_pin_configs[8] = {
af6c016e
TI
1411 0x40c003fa, 0x0144131f, 0x0321121f, 0x90170310,
1412 0x90a70321, 0x03a11020, 0x401003fb, 0x40f000fc,
dfe495d0
TI
1413};
1414
1415/*
1416 STAC 9200-32 pin configs for
1417 102801CE (Dell XPS M1710)
1418 102801CF (Dell Precision M90)
1419*/
1420static unsigned int dell9200_m23_pin_configs[8] = {
1421 0x40c003fa, 0x01441340, 0x0421421f, 0x90170310,
1422 0x408003fb, 0x04a1102e, 0x90170311, 0x403003fc,
1423};
1424
1425/*
1426 STAC 9200-32 pin configs for
1427 102801C9
1428 102801CA
1429 102801CB (Dell Latitude 120L)
1430 102801D3
1431*/
1432static unsigned int dell9200_m24_pin_configs[8] = {
af6c016e
TI
1433 0x40c003fa, 0x404003fb, 0x0321121f, 0x90170310,
1434 0x408003fc, 0x03a11020, 0x401003fd, 0x403003fe,
dfe495d0
TI
1435};
1436
1437/*
1438 STAC 9200-32 pin configs for
1439 102801BD (Dell Inspiron E1505n)
1440 102801EE
1441 102801EF
1442*/
1443static unsigned int dell9200_m25_pin_configs[8] = {
af6c016e
TI
1444 0x40c003fa, 0x01441340, 0x0421121f, 0x90170310,
1445 0x408003fb, 0x04a11020, 0x401003fc, 0x403003fd,
dfe495d0
TI
1446};
1447
1448/*
1449 STAC 9200-32 pin configs for
1450 102801F5 (Dell Inspiron 1501)
1451 102801F6
1452*/
1453static unsigned int dell9200_m26_pin_configs[8] = {
af6c016e
TI
1454 0x40c003fa, 0x404003fb, 0x0421121f, 0x90170310,
1455 0x408003fc, 0x04a11020, 0x401003fd, 0x403003fe,
dfe495d0
TI
1456};
1457
1458/*
1459 STAC 9200-32
1460 102801CD (Dell Inspiron E1705/9400)
1461*/
1462static unsigned int dell9200_m27_pin_configs[8] = {
af6c016e
TI
1463 0x40c003fa, 0x01441340, 0x0421121f, 0x90170310,
1464 0x90170310, 0x04a11020, 0x90170310, 0x40f003fc,
dfe495d0
TI
1465};
1466
bf277785
TD
1467static unsigned int oqo9200_pin_configs[8] = {
1468 0x40c000f0, 0x404000f1, 0x0221121f, 0x02211210,
1469 0x90170111, 0x90a70120, 0x400000f2, 0x400000f3,
1470};
1471
dfe495d0 1472
f5fcc13c
TI
1473static unsigned int *stac9200_brd_tbl[STAC_9200_MODELS] = {
1474 [STAC_REF] = ref9200_pin_configs,
bf277785 1475 [STAC_9200_OQO] = oqo9200_pin_configs,
dfe495d0
TI
1476 [STAC_9200_DELL_D21] = dell9200_d21_pin_configs,
1477 [STAC_9200_DELL_D22] = dell9200_d22_pin_configs,
1478 [STAC_9200_DELL_D23] = dell9200_d23_pin_configs,
1479 [STAC_9200_DELL_M21] = dell9200_m21_pin_configs,
1480 [STAC_9200_DELL_M22] = dell9200_m22_pin_configs,
1481 [STAC_9200_DELL_M23] = dell9200_m23_pin_configs,
1482 [STAC_9200_DELL_M24] = dell9200_m24_pin_configs,
1483 [STAC_9200_DELL_M25] = dell9200_m25_pin_configs,
1484 [STAC_9200_DELL_M26] = dell9200_m26_pin_configs,
1485 [STAC_9200_DELL_M27] = dell9200_m27_pin_configs,
58eec423
MCC
1486 [STAC_9200_M4] = gateway9200_m4_pin_configs,
1487 [STAC_9200_M4_2] = gateway9200_m4_2_pin_configs,
117f257d 1488 [STAC_9200_PANASONIC] = ref9200_pin_configs,
403d1944
MP
1489};
1490
f5fcc13c
TI
1491static const char *stac9200_models[STAC_9200_MODELS] = {
1492 [STAC_REF] = "ref",
bf277785 1493 [STAC_9200_OQO] = "oqo",
dfe495d0
TI
1494 [STAC_9200_DELL_D21] = "dell-d21",
1495 [STAC_9200_DELL_D22] = "dell-d22",
1496 [STAC_9200_DELL_D23] = "dell-d23",
1497 [STAC_9200_DELL_M21] = "dell-m21",
1498 [STAC_9200_DELL_M22] = "dell-m22",
1499 [STAC_9200_DELL_M23] = "dell-m23",
1500 [STAC_9200_DELL_M24] = "dell-m24",
1501 [STAC_9200_DELL_M25] = "dell-m25",
1502 [STAC_9200_DELL_M26] = "dell-m26",
1503 [STAC_9200_DELL_M27] = "dell-m27",
58eec423
MCC
1504 [STAC_9200_M4] = "gateway-m4",
1505 [STAC_9200_M4_2] = "gateway-m4-2",
117f257d 1506 [STAC_9200_PANASONIC] = "panasonic",
f5fcc13c
TI
1507};
1508
1509static struct snd_pci_quirk stac9200_cfg_tbl[] = {
1510 /* SigmaTel reference board */
1511 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
1512 "DFI LanParty", STAC_REF),
577aa2c1
MR
1513 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1514 "DFI LanParty", STAC_REF),
e7377071 1515 /* Dell laptops have BIOS problem */
dfe495d0
TI
1516 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a8,
1517 "unknown Dell", STAC_9200_DELL_D21),
f5fcc13c 1518 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01b5,
dfe495d0
TI
1519 "Dell Inspiron 630m", STAC_9200_DELL_M21),
1520 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01bd,
1521 "Dell Inspiron E1505n", STAC_9200_DELL_M25),
1522 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c0,
1523 "unknown Dell", STAC_9200_DELL_D22),
1524 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c1,
1525 "unknown Dell", STAC_9200_DELL_D22),
f5fcc13c 1526 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c2,
dfe495d0
TI
1527 "Dell Latitude D620", STAC_9200_DELL_M22),
1528 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c5,
1529 "unknown Dell", STAC_9200_DELL_D23),
1530 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c7,
1531 "unknown Dell", STAC_9200_DELL_D23),
1532 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c8,
1533 "unknown Dell", STAC_9200_DELL_M22),
1534 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c9,
1535 "unknown Dell", STAC_9200_DELL_M24),
1536 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ca,
1537 "unknown Dell", STAC_9200_DELL_M24),
f5fcc13c 1538 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cb,
dfe495d0 1539 "Dell Latitude 120L", STAC_9200_DELL_M24),
877b866d 1540 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cc,
dfe495d0 1541 "Dell Latitude D820", STAC_9200_DELL_M22),
46f02ca3 1542 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cd,
dfe495d0 1543 "Dell Inspiron E1705/9400", STAC_9200_DELL_M27),
46f02ca3 1544 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ce,
dfe495d0 1545 "Dell XPS M1710", STAC_9200_DELL_M23),
f0f96745 1546 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cf,
dfe495d0
TI
1547 "Dell Precision M90", STAC_9200_DELL_M23),
1548 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d3,
1549 "unknown Dell", STAC_9200_DELL_M22),
1550 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d4,
1551 "unknown Dell", STAC_9200_DELL_M22),
8286c53e 1552 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d6,
dfe495d0 1553 "unknown Dell", STAC_9200_DELL_M22),
49c605db 1554 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d8,
dfe495d0
TI
1555 "Dell Inspiron 640m", STAC_9200_DELL_M21),
1556 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d9,
1557 "unknown Dell", STAC_9200_DELL_D23),
1558 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01da,
1559 "unknown Dell", STAC_9200_DELL_D23),
1560 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01de,
1561 "unknown Dell", STAC_9200_DELL_D21),
1562 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01e3,
1563 "unknown Dell", STAC_9200_DELL_D23),
1564 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01e8,
1565 "unknown Dell", STAC_9200_DELL_D21),
1566 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ee,
1567 "unknown Dell", STAC_9200_DELL_M25),
1568 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ef,
1569 "unknown Dell", STAC_9200_DELL_M25),
49c605db 1570 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f5,
dfe495d0
TI
1571 "Dell Inspiron 1501", STAC_9200_DELL_M26),
1572 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f6,
1573 "unknown Dell", STAC_9200_DELL_M26),
49c605db 1574 /* Panasonic */
117f257d 1575 SND_PCI_QUIRK(0x10f7, 0x8338, "Panasonic CF-74", STAC_9200_PANASONIC),
1194b5b7 1576 /* Gateway machines needs EAPD to be set on resume */
58eec423
MCC
1577 SND_PCI_QUIRK(0x107b, 0x0205, "Gateway S-7110M", STAC_9200_M4),
1578 SND_PCI_QUIRK(0x107b, 0x0317, "Gateway MT3423, MX341*", STAC_9200_M4_2),
1579 SND_PCI_QUIRK(0x107b, 0x0318, "Gateway ML3019, MT3707", STAC_9200_M4_2),
bf277785
TD
1580 /* OQO Mobile */
1581 SND_PCI_QUIRK(0x1106, 0x3288, "OQO Model 2", STAC_9200_OQO),
403d1944
MP
1582 {} /* terminator */
1583};
1584
8e21c34c
TD
1585static unsigned int ref925x_pin_configs[8] = {
1586 0x40c003f0, 0x424503f2, 0x01813022, 0x02a19021,
09a99959 1587 0x90a70320, 0x02214210, 0x01019020, 0x9033032e,
8e21c34c
TD
1588};
1589
9cb36c2a
MCC
1590static unsigned int stac925xM1_pin_configs[8] = {
1591 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1592 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
8e21c34c
TD
1593};
1594
9cb36c2a
MCC
1595static unsigned int stac925xM1_2_pin_configs[8] = {
1596 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1597 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1598};
58eec423 1599
9cb36c2a
MCC
1600static unsigned int stac925xM2_pin_configs[8] = {
1601 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1602 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
2c11f955
TD
1603};
1604
8e21c34c 1605static unsigned int stac925xM2_2_pin_configs[8] = {
58eec423
MCC
1606 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1607 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1608};
1609
9cb36c2a
MCC
1610static unsigned int stac925xM3_pin_configs[8] = {
1611 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1612 0x40a000f0, 0x90100210, 0x400003f1, 0x503303f3,
1613};
58eec423 1614
9cb36c2a
MCC
1615static unsigned int stac925xM5_pin_configs[8] = {
1616 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1617 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1618};
1619
9cb36c2a
MCC
1620static unsigned int stac925xM6_pin_configs[8] = {
1621 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1622 0x40a000f0, 0x90100210, 0x400003f1, 0x90330320,
8e21c34c
TD
1623};
1624
1625static unsigned int *stac925x_brd_tbl[STAC_925x_MODELS] = {
1626 [STAC_REF] = ref925x_pin_configs,
9cb36c2a
MCC
1627 [STAC_M1] = stac925xM1_pin_configs,
1628 [STAC_M1_2] = stac925xM1_2_pin_configs,
1629 [STAC_M2] = stac925xM2_pin_configs,
8e21c34c 1630 [STAC_M2_2] = stac925xM2_2_pin_configs,
9cb36c2a
MCC
1631 [STAC_M3] = stac925xM3_pin_configs,
1632 [STAC_M5] = stac925xM5_pin_configs,
1633 [STAC_M6] = stac925xM6_pin_configs,
8e21c34c
TD
1634};
1635
1636static const char *stac925x_models[STAC_925x_MODELS] = {
1637 [STAC_REF] = "ref",
9cb36c2a
MCC
1638 [STAC_M1] = "m1",
1639 [STAC_M1_2] = "m1-2",
1640 [STAC_M2] = "m2",
8e21c34c 1641 [STAC_M2_2] = "m2-2",
9cb36c2a
MCC
1642 [STAC_M3] = "m3",
1643 [STAC_M5] = "m5",
1644 [STAC_M6] = "m6",
8e21c34c
TD
1645};
1646
9cb36c2a 1647static struct snd_pci_quirk stac925x_codec_id_cfg_tbl[] = {
58eec423
MCC
1648 SND_PCI_QUIRK(0x107b, 0x0316, "Gateway M255", STAC_M2),
1649 SND_PCI_QUIRK(0x107b, 0x0366, "Gateway MP6954", STAC_M5),
1650 SND_PCI_QUIRK(0x107b, 0x0461, "Gateway NX560XL", STAC_M1),
1651 SND_PCI_QUIRK(0x107b, 0x0681, "Gateway NX860", STAC_M2),
9cb36c2a 1652 SND_PCI_QUIRK(0x107b, 0x0367, "Gateway MX6453", STAC_M1_2),
9cb36c2a
MCC
1653 /* Not sure about the brand name for those */
1654 SND_PCI_QUIRK(0x107b, 0x0281, "Gateway mobile", STAC_M1),
1655 SND_PCI_QUIRK(0x107b, 0x0507, "Gateway mobile", STAC_M3),
1656 SND_PCI_QUIRK(0x107b, 0x0281, "Gateway mobile", STAC_M6),
1657 SND_PCI_QUIRK(0x107b, 0x0685, "Gateway mobile", STAC_M2_2),
9cb36c2a 1658 {} /* terminator */
8e21c34c
TD
1659};
1660
1661static struct snd_pci_quirk stac925x_cfg_tbl[] = {
1662 /* SigmaTel reference board */
1663 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668, "DFI LanParty", STAC_REF),
577aa2c1 1664 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101, "DFI LanParty", STAC_REF),
2c11f955 1665 SND_PCI_QUIRK(0x8384, 0x7632, "Stac9202 Reference Board", STAC_REF),
9cb36c2a
MCC
1666
1667 /* Default table for unknown ID */
1668 SND_PCI_QUIRK(0x1002, 0x437b, "Gateway mobile", STAC_M2_2),
1669
8e21c34c
TD
1670 {} /* terminator */
1671};
1672
a7662640 1673static unsigned int ref92hd73xx_pin_configs[13] = {
e1f0d669
MR
1674 0x02214030, 0x02a19040, 0x01a19020, 0x02214030,
1675 0x0181302e, 0x01014010, 0x01014020, 0x01014030,
1676 0x02319040, 0x90a000f0, 0x90a000f0, 0x01452050,
a7662640
MR
1677 0x01452050,
1678};
1679
1680static unsigned int dell_m6_pin_configs[13] = {
1681 0x0321101f, 0x4f00000f, 0x4f0000f0, 0x90170110,
7c2ba97b 1682 0x03a11020, 0x0321101f, 0x4f0000f0, 0x4f0000f0,
a7662640
MR
1683 0x4f0000f0, 0x90a60160, 0x4f0000f0, 0x4f0000f0,
1684 0x4f0000f0,
e1f0d669
MR
1685};
1686
1687static unsigned int *stac92hd73xx_brd_tbl[STAC_92HD73XX_MODELS] = {
a7662640 1688 [STAC_92HD73XX_REF] = ref92hd73xx_pin_configs,
661cd8fb
TI
1689 [STAC_DELL_M6_AMIC] = dell_m6_pin_configs,
1690 [STAC_DELL_M6_DMIC] = dell_m6_pin_configs,
1691 [STAC_DELL_M6_BOTH] = dell_m6_pin_configs,
6b3ab21e 1692 [STAC_DELL_EQ] = dell_m6_pin_configs,
e1f0d669
MR
1693};
1694
1695static const char *stac92hd73xx_models[STAC_92HD73XX_MODELS] = {
9e43f0de 1696 [STAC_92HD73XX_NO_JD] = "no-jd",
e1f0d669 1697 [STAC_92HD73XX_REF] = "ref",
661cd8fb
TI
1698 [STAC_DELL_M6_AMIC] = "dell-m6-amic",
1699 [STAC_DELL_M6_DMIC] = "dell-m6-dmic",
1700 [STAC_DELL_M6_BOTH] = "dell-m6",
6b3ab21e 1701 [STAC_DELL_EQ] = "dell-eq",
e1f0d669
MR
1702};
1703
1704static struct snd_pci_quirk stac92hd73xx_cfg_tbl[] = {
1705 /* SigmaTel reference board */
1706 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
a7662640 1707 "DFI LanParty", STAC_92HD73XX_REF),
577aa2c1
MR
1708 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1709 "DFI LanParty", STAC_92HD73XX_REF),
a7662640 1710 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0254,
661cd8fb 1711 "Dell Studio 1535", STAC_DELL_M6_DMIC),
a7662640 1712 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0255,
661cd8fb 1713 "unknown Dell", STAC_DELL_M6_DMIC),
a7662640 1714 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0256,
661cd8fb 1715 "unknown Dell", STAC_DELL_M6_BOTH),
a7662640 1716 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0257,
661cd8fb 1717 "unknown Dell", STAC_DELL_M6_BOTH),
a7662640 1718 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x025e,
661cd8fb 1719 "unknown Dell", STAC_DELL_M6_AMIC),
a7662640 1720 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x025f,
661cd8fb 1721 "unknown Dell", STAC_DELL_M6_AMIC),
a7662640 1722 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0271,
661cd8fb
TI
1723 "unknown Dell", STAC_DELL_M6_DMIC),
1724 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0272,
1725 "unknown Dell", STAC_DELL_M6_DMIC),
b0fc5e04 1726 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x029f,
661cd8fb 1727 "Dell Studio 1537", STAC_DELL_M6_DMIC),
fa620e97
JS
1728 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02a0,
1729 "Dell Studio 17", STAC_DELL_M6_DMIC),
e1f0d669
MR
1730 {} /* terminator */
1731};
1732
d0513fc6
MR
1733static unsigned int ref92hd83xxx_pin_configs[14] = {
1734 0x02214030, 0x02211010, 0x02a19020, 0x02170130,
1735 0x01014050, 0x01819040, 0x01014020, 0x90a3014e,
1736 0x40f000f0, 0x40f000f0, 0x40f000f0, 0x40f000f0,
1737 0x01451160, 0x98560170,
1738};
1739
1740static unsigned int *stac92hd83xxx_brd_tbl[STAC_92HD83XXX_MODELS] = {
1741 [STAC_92HD83XXX_REF] = ref92hd83xxx_pin_configs,
32ed3f46 1742 [STAC_92HD83XXX_PWR_REF] = ref92hd83xxx_pin_configs,
d0513fc6
MR
1743};
1744
1745static const char *stac92hd83xxx_models[STAC_92HD83XXX_MODELS] = {
1746 [STAC_92HD83XXX_REF] = "ref",
32ed3f46 1747 [STAC_92HD83XXX_PWR_REF] = "mic-ref",
d0513fc6
MR
1748};
1749
1750static struct snd_pci_quirk stac92hd83xxx_cfg_tbl[] = {
1751 /* SigmaTel reference board */
1752 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
f9d088b2 1753 "DFI LanParty", STAC_92HD83XXX_REF),
577aa2c1
MR
1754 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1755 "DFI LanParty", STAC_92HD83XXX_REF),
574f3c4f 1756 {} /* terminator */
d0513fc6
MR
1757};
1758
616f89e7 1759static unsigned int ref92hd71bxx_pin_configs[STAC92HD71BXX_NUM_PINS] = {
e035b841 1760 0x02214030, 0x02a19040, 0x01a19020, 0x01014010,
4b33c767 1761 0x0181302e, 0x01014010, 0x01019020, 0x90a000f0,
616f89e7
HRK
1762 0x90a000f0, 0x01452050, 0x01452050, 0x00000000,
1763 0x00000000
e035b841
MR
1764};
1765
616f89e7 1766static unsigned int dell_m4_1_pin_configs[STAC92HD71BXX_NUM_PINS] = {
a7662640 1767 0x0421101f, 0x04a11221, 0x40f000f0, 0x90170110,
07bcb316 1768 0x23a1902e, 0x23014250, 0x40f000f0, 0x90a000f0,
616f89e7
HRK
1769 0x40f000f0, 0x4f0000f0, 0x4f0000f0, 0x00000000,
1770 0x00000000
a7662640
MR
1771};
1772
616f89e7 1773static unsigned int dell_m4_2_pin_configs[STAC92HD71BXX_NUM_PINS] = {
a7662640
MR
1774 0x0421101f, 0x04a11221, 0x90a70330, 0x90170110,
1775 0x23a1902e, 0x23014250, 0x40f000f0, 0x40f000f0,
616f89e7
HRK
1776 0x40f000f0, 0x044413b0, 0x044413b0, 0x00000000,
1777 0x00000000
a7662640
MR
1778};
1779
616f89e7 1780static unsigned int dell_m4_3_pin_configs[STAC92HD71BXX_NUM_PINS] = {
3a7abfd2
MR
1781 0x0421101f, 0x04a11221, 0x90a70330, 0x90170110,
1782 0x40f000f0, 0x40f000f0, 0x40f000f0, 0x90a000f0,
616f89e7
HRK
1783 0x40f000f0, 0x044413b0, 0x044413b0, 0x00000000,
1784 0x00000000
3a7abfd2
MR
1785};
1786
e035b841
MR
1787static unsigned int *stac92hd71bxx_brd_tbl[STAC_92HD71BXX_MODELS] = {
1788 [STAC_92HD71BXX_REF] = ref92hd71bxx_pin_configs,
a7662640
MR
1789 [STAC_DELL_M4_1] = dell_m4_1_pin_configs,
1790 [STAC_DELL_M4_2] = dell_m4_2_pin_configs,
3a7abfd2 1791 [STAC_DELL_M4_3] = dell_m4_3_pin_configs,
6a14f585 1792 [STAC_HP_M4] = NULL,
1b0652eb 1793 [STAC_HP_DV5] = NULL,
e035b841
MR
1794};
1795
1796static const char *stac92hd71bxx_models[STAC_92HD71BXX_MODELS] = {
1797 [STAC_92HD71BXX_REF] = "ref",
a7662640
MR
1798 [STAC_DELL_M4_1] = "dell-m4-1",
1799 [STAC_DELL_M4_2] = "dell-m4-2",
3a7abfd2 1800 [STAC_DELL_M4_3] = "dell-m4-3",
6a14f585 1801 [STAC_HP_M4] = "hp-m4",
1b0652eb 1802 [STAC_HP_DV5] = "hp-dv5",
e035b841
MR
1803};
1804
1805static struct snd_pci_quirk stac92hd71bxx_cfg_tbl[] = {
1806 /* SigmaTel reference board */
1807 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
1808 "DFI LanParty", STAC_92HD71BXX_REF),
577aa2c1
MR
1809 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1810 "DFI LanParty", STAC_92HD71BXX_REF),
80bf2724
TI
1811 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x30f2,
1812 "HP dv5", STAC_HP_M4),
1813 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x30f4,
1814 "HP dv7", STAC_HP_M4),
e0c0e943
TI
1815 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x30f7,
1816 "HP dv4", STAC_HP_DV5),
69dfaefe
TI
1817 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x30fc,
1818 "HP dv7", STAC_HP_M4),
42de55cb
TI
1819 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3600,
1820 "HP dv5", STAC_HP_DV5),
dafb70ce 1821 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3603,
1b0652eb 1822 "HP dv5", STAC_HP_DV5),
9a9e2359
MR
1823 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x361a,
1824 "unknown HP", STAC_HP_M4),
a7662640
MR
1825 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0233,
1826 "unknown Dell", STAC_DELL_M4_1),
1827 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0234,
1828 "unknown Dell", STAC_DELL_M4_1),
1829 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0250,
1830 "unknown Dell", STAC_DELL_M4_1),
1831 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x024f,
1832 "unknown Dell", STAC_DELL_M4_1),
1833 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x024d,
1834 "unknown Dell", STAC_DELL_M4_1),
1835 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0251,
1836 "unknown Dell", STAC_DELL_M4_1),
1837 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0277,
1838 "unknown Dell", STAC_DELL_M4_1),
1839 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0263,
1840 "unknown Dell", STAC_DELL_M4_2),
1841 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0265,
1842 "unknown Dell", STAC_DELL_M4_2),
1843 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0262,
1844 "unknown Dell", STAC_DELL_M4_2),
1845 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0264,
1846 "unknown Dell", STAC_DELL_M4_2),
3a7abfd2
MR
1847 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02aa,
1848 "unknown Dell", STAC_DELL_M4_3),
e035b841
MR
1849 {} /* terminator */
1850};
1851
403d1944
MP
1852static unsigned int ref922x_pin_configs[10] = {
1853 0x01014010, 0x01016011, 0x01012012, 0x0221401f,
1854 0x01813122, 0x01011014, 0x01441030, 0x01c41030,
2f2f4251
M
1855 0x40000100, 0x40000100,
1856};
1857
dfe495d0
TI
1858/*
1859 STAC 922X pin configs for
1860 102801A7
1861 102801AB
1862 102801A9
1863 102801D1
1864 102801D2
1865*/
1866static unsigned int dell_922x_d81_pin_configs[10] = {
1867 0x02214030, 0x01a19021, 0x01111012, 0x01114010,
1868 0x02a19020, 0x01117011, 0x400001f0, 0x400001f1,
1869 0x01813122, 0x400001f2,
1870};
1871
1872/*
1873 STAC 922X pin configs for
1874 102801AC
1875 102801D0
1876*/
1877static unsigned int dell_922x_d82_pin_configs[10] = {
1878 0x02214030, 0x01a19021, 0x01111012, 0x01114010,
1879 0x02a19020, 0x01117011, 0x01451140, 0x400001f0,
1880 0x01813122, 0x400001f1,
1881};
1882
1883/*
1884 STAC 922X pin configs for
1885 102801BF
1886*/
1887static unsigned int dell_922x_m81_pin_configs[10] = {
1888 0x0321101f, 0x01112024, 0x01111222, 0x91174220,
1889 0x03a11050, 0x01116221, 0x90a70330, 0x01452340,
1890 0x40C003f1, 0x405003f0,
1891};
1892
1893/*
1894 STAC 9221 A1 pin configs for
1895 102801D7 (Dell XPS M1210)
1896*/
1897static unsigned int dell_922x_m82_pin_configs[10] = {
7f9310c1
JZ
1898 0x02211211, 0x408103ff, 0x02a1123e, 0x90100310,
1899 0x408003f1, 0x0221121f, 0x03451340, 0x40c003f2,
dfe495d0
TI
1900 0x508003f3, 0x405003f4,
1901};
1902
403d1944 1903static unsigned int d945gtp3_pin_configs[10] = {
869264c4 1904 0x0221401f, 0x01a19022, 0x01813021, 0x01014010,
403d1944
MP
1905 0x40000100, 0x40000100, 0x40000100, 0x40000100,
1906 0x02a19120, 0x40000100,
1907};
1908
1909static unsigned int d945gtp5_pin_configs[10] = {
869264c4
MP
1910 0x0221401f, 0x01011012, 0x01813024, 0x01014010,
1911 0x01a19021, 0x01016011, 0x01452130, 0x40000100,
403d1944
MP
1912 0x02a19320, 0x40000100,
1913};
1914
5d5d3bc3
IZ
1915static unsigned int intel_mac_v1_pin_configs[10] = {
1916 0x0121e21f, 0x400000ff, 0x9017e110, 0x400000fd,
1917 0x400000fe, 0x0181e020, 0x1145e030, 0x11c5e240,
1918 0x400000fc, 0x400000fb,
1919};
1920
1921static unsigned int intel_mac_v2_pin_configs[10] = {
1922 0x0121e21f, 0x90a7012e, 0x9017e110, 0x400000fd,
1923 0x400000fe, 0x0181e020, 0x1145e230, 0x500000fa,
1924 0x400000fc, 0x400000fb,
6f0778d8
NB
1925};
1926
5d5d3bc3
IZ
1927static unsigned int intel_mac_v3_pin_configs[10] = {
1928 0x0121e21f, 0x90a7012e, 0x9017e110, 0x400000fd,
1929 0x400000fe, 0x0181e020, 0x1145e230, 0x11c5e240,
3fc24d85
TI
1930 0x400000fc, 0x400000fb,
1931};
1932
5d5d3bc3
IZ
1933static unsigned int intel_mac_v4_pin_configs[10] = {
1934 0x0321e21f, 0x03a1e02e, 0x9017e110, 0x9017e11f,
1935 0x400000fe, 0x0381e020, 0x1345e230, 0x13c5e240,
f16928fb
SF
1936 0x400000fc, 0x400000fb,
1937};
1938
5d5d3bc3
IZ
1939static unsigned int intel_mac_v5_pin_configs[10] = {
1940 0x0321e21f, 0x03a1e02e, 0x9017e110, 0x9017e11f,
1941 0x400000fe, 0x0381e020, 0x1345e230, 0x13c5e240,
1942 0x400000fc, 0x400000fb,
0dae0f83
TI
1943};
1944
8c650087
MCC
1945static unsigned int ecs202_pin_configs[10] = {
1946 0x0221401f, 0x02a19020, 0x01a19020, 0x01114010,
1947 0x408000f0, 0x01813022, 0x074510a0, 0x40c400f1,
1948 0x9037012e, 0x40e000f2,
1949};
76c08828 1950
19039bd0 1951static unsigned int *stac922x_brd_tbl[STAC_922X_MODELS] = {
f5fcc13c 1952 [STAC_D945_REF] = ref922x_pin_configs,
19039bd0
TI
1953 [STAC_D945GTP3] = d945gtp3_pin_configs,
1954 [STAC_D945GTP5] = d945gtp5_pin_configs,
5d5d3bc3
IZ
1955 [STAC_INTEL_MAC_V1] = intel_mac_v1_pin_configs,
1956 [STAC_INTEL_MAC_V2] = intel_mac_v2_pin_configs,
1957 [STAC_INTEL_MAC_V3] = intel_mac_v3_pin_configs,
1958 [STAC_INTEL_MAC_V4] = intel_mac_v4_pin_configs,
1959 [STAC_INTEL_MAC_V5] = intel_mac_v5_pin_configs,
536319af 1960 [STAC_INTEL_MAC_AUTO] = intel_mac_v3_pin_configs,
dfe495d0 1961 /* for backward compatibility */
5d5d3bc3
IZ
1962 [STAC_MACMINI] = intel_mac_v3_pin_configs,
1963 [STAC_MACBOOK] = intel_mac_v5_pin_configs,
1964 [STAC_MACBOOK_PRO_V1] = intel_mac_v3_pin_configs,
1965 [STAC_MACBOOK_PRO_V2] = intel_mac_v3_pin_configs,
1966 [STAC_IMAC_INTEL] = intel_mac_v2_pin_configs,
1967 [STAC_IMAC_INTEL_20] = intel_mac_v3_pin_configs,
8c650087 1968 [STAC_ECS_202] = ecs202_pin_configs,
dfe495d0
TI
1969 [STAC_922X_DELL_D81] = dell_922x_d81_pin_configs,
1970 [STAC_922X_DELL_D82] = dell_922x_d82_pin_configs,
1971 [STAC_922X_DELL_M81] = dell_922x_m81_pin_configs,
1972 [STAC_922X_DELL_M82] = dell_922x_m82_pin_configs,
403d1944
MP
1973};
1974
f5fcc13c
TI
1975static const char *stac922x_models[STAC_922X_MODELS] = {
1976 [STAC_D945_REF] = "ref",
1977 [STAC_D945GTP5] = "5stack",
1978 [STAC_D945GTP3] = "3stack",
5d5d3bc3
IZ
1979 [STAC_INTEL_MAC_V1] = "intel-mac-v1",
1980 [STAC_INTEL_MAC_V2] = "intel-mac-v2",
1981 [STAC_INTEL_MAC_V3] = "intel-mac-v3",
1982 [STAC_INTEL_MAC_V4] = "intel-mac-v4",
1983 [STAC_INTEL_MAC_V5] = "intel-mac-v5",
536319af 1984 [STAC_INTEL_MAC_AUTO] = "intel-mac-auto",
dfe495d0 1985 /* for backward compatibility */
f5fcc13c 1986 [STAC_MACMINI] = "macmini",
3fc24d85 1987 [STAC_MACBOOK] = "macbook",
6f0778d8
NB
1988 [STAC_MACBOOK_PRO_V1] = "macbook-pro-v1",
1989 [STAC_MACBOOK_PRO_V2] = "macbook-pro",
f16928fb 1990 [STAC_IMAC_INTEL] = "imac-intel",
0dae0f83 1991 [STAC_IMAC_INTEL_20] = "imac-intel-20",
8c650087 1992 [STAC_ECS_202] = "ecs202",
dfe495d0
TI
1993 [STAC_922X_DELL_D81] = "dell-d81",
1994 [STAC_922X_DELL_D82] = "dell-d82",
1995 [STAC_922X_DELL_M81] = "dell-m81",
1996 [STAC_922X_DELL_M82] = "dell-m82",
f5fcc13c
TI
1997};
1998
1999static struct snd_pci_quirk stac922x_cfg_tbl[] = {
2000 /* SigmaTel reference board */
2001 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
2002 "DFI LanParty", STAC_D945_REF),
577aa2c1
MR
2003 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
2004 "DFI LanParty", STAC_D945_REF),
f5fcc13c
TI
2005 /* Intel 945G based systems */
2006 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0101,
2007 "Intel D945G", STAC_D945GTP3),
2008 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0202,
2009 "Intel D945G", STAC_D945GTP3),
2010 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0606,
2011 "Intel D945G", STAC_D945GTP3),
2012 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0601,
2013 "Intel D945G", STAC_D945GTP3),
2014 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0111,
2015 "Intel D945G", STAC_D945GTP3),
2016 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1115,
2017 "Intel D945G", STAC_D945GTP3),
2018 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1116,
2019 "Intel D945G", STAC_D945GTP3),
2020 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1117,
2021 "Intel D945G", STAC_D945GTP3),
2022 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1118,
2023 "Intel D945G", STAC_D945GTP3),
2024 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1119,
2025 "Intel D945G", STAC_D945GTP3),
2026 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x8826,
2027 "Intel D945G", STAC_D945GTP3),
2028 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5049,
2029 "Intel D945G", STAC_D945GTP3),
2030 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5055,
2031 "Intel D945G", STAC_D945GTP3),
2032 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5048,
2033 "Intel D945G", STAC_D945GTP3),
2034 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0110,
2035 "Intel D945G", STAC_D945GTP3),
2036 /* Intel D945G 5-stack systems */
2037 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0404,
2038 "Intel D945G", STAC_D945GTP5),
2039 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0303,
2040 "Intel D945G", STAC_D945GTP5),
2041 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0013,
2042 "Intel D945G", STAC_D945GTP5),
2043 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0417,
2044 "Intel D945G", STAC_D945GTP5),
2045 /* Intel 945P based systems */
2046 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0b0b,
2047 "Intel D945P", STAC_D945GTP3),
2048 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0112,
2049 "Intel D945P", STAC_D945GTP3),
2050 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0d0d,
2051 "Intel D945P", STAC_D945GTP3),
2052 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0909,
2053 "Intel D945P", STAC_D945GTP3),
2054 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0505,
2055 "Intel D945P", STAC_D945GTP3),
2056 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0707,
2057 "Intel D945P", STAC_D945GTP5),
8056d47e
TI
2058 /* other intel */
2059 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0204,
2060 "Intel D945", STAC_D945_REF),
f5fcc13c 2061 /* other systems */
536319af 2062 /* Apple Intel Mac (Mac Mini, MacBook, MacBook Pro...) */
f5fcc13c 2063 SND_PCI_QUIRK(0x8384, 0x7680,
536319af 2064 "Mac", STAC_INTEL_MAC_AUTO),
dfe495d0
TI
2065 /* Dell systems */
2066 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a7,
2067 "unknown Dell", STAC_922X_DELL_D81),
2068 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a9,
2069 "unknown Dell", STAC_922X_DELL_D81),
2070 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ab,
2071 "unknown Dell", STAC_922X_DELL_D81),
2072 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ac,
2073 "unknown Dell", STAC_922X_DELL_D82),
2074 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01bf,
2075 "unknown Dell", STAC_922X_DELL_M81),
2076 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d0,
2077 "unknown Dell", STAC_922X_DELL_D82),
2078 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d1,
2079 "unknown Dell", STAC_922X_DELL_D81),
2080 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d2,
2081 "unknown Dell", STAC_922X_DELL_D81),
2082 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d7,
2083 "Dell XPS M1210", STAC_922X_DELL_M82),
8c650087 2084 /* ECS/PC Chips boards */
dea0a509 2085 SND_PCI_QUIRK_MASK(0x1019, 0xf000, 0x2000,
8663ae55 2086 "ECS/PC chips", STAC_ECS_202),
403d1944
MP
2087 {} /* terminator */
2088};
2089
3cc08dc6 2090static unsigned int ref927x_pin_configs[14] = {
93ed1503
TD
2091 0x02214020, 0x02a19080, 0x0181304e, 0x01014010,
2092 0x01a19040, 0x01011012, 0x01016011, 0x0101201f,
2093 0x183301f0, 0x18a001f0, 0x18a001f0, 0x01442070,
2094 0x01c42190, 0x40000100,
3cc08dc6
MP
2095};
2096
93ed1503 2097static unsigned int d965_3st_pin_configs[14] = {
81d3dbde
TD
2098 0x0221401f, 0x02a19120, 0x40000100, 0x01014011,
2099 0x01a19021, 0x01813024, 0x40000100, 0x40000100,
2100 0x40000100, 0x40000100, 0x40000100, 0x40000100,
2101 0x40000100, 0x40000100
2102};
2103
93ed1503
TD
2104static unsigned int d965_5st_pin_configs[14] = {
2105 0x02214020, 0x02a19080, 0x0181304e, 0x01014010,
2106 0x01a19040, 0x01011012, 0x01016011, 0x40000100,
2107 0x40000100, 0x40000100, 0x40000100, 0x01442070,
2108 0x40000100, 0x40000100
2109};
2110
4ff076e5
TD
2111static unsigned int dell_3st_pin_configs[14] = {
2112 0x02211230, 0x02a11220, 0x01a19040, 0x01114210,
2113 0x01111212, 0x01116211, 0x01813050, 0x01112214,
8e9068b1 2114 0x403003fa, 0x90a60040, 0x90a60040, 0x404003fb,
4ff076e5
TD
2115 0x40c003fc, 0x40000100
2116};
2117
93ed1503 2118static unsigned int *stac927x_brd_tbl[STAC_927X_MODELS] = {
e28d8322 2119 [STAC_D965_REF_NO_JD] = ref927x_pin_configs,
8e9068b1
MR
2120 [STAC_D965_REF] = ref927x_pin_configs,
2121 [STAC_D965_3ST] = d965_3st_pin_configs,
2122 [STAC_D965_5ST] = d965_5st_pin_configs,
2123 [STAC_DELL_3ST] = dell_3st_pin_configs,
2124 [STAC_DELL_BIOS] = NULL,
3cc08dc6
MP
2125};
2126
f5fcc13c 2127static const char *stac927x_models[STAC_927X_MODELS] = {
e28d8322 2128 [STAC_D965_REF_NO_JD] = "ref-no-jd",
8e9068b1
MR
2129 [STAC_D965_REF] = "ref",
2130 [STAC_D965_3ST] = "3stack",
2131 [STAC_D965_5ST] = "5stack",
2132 [STAC_DELL_3ST] = "dell-3stack",
2133 [STAC_DELL_BIOS] = "dell-bios",
f5fcc13c
TI
2134};
2135
2136static struct snd_pci_quirk stac927x_cfg_tbl[] = {
2137 /* SigmaTel reference board */
2138 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
2139 "DFI LanParty", STAC_D965_REF),
577aa2c1
MR
2140 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
2141 "DFI LanParty", STAC_D965_REF),
81d3dbde 2142 /* Intel 946 based systems */
f5fcc13c
TI
2143 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x3d01, "Intel D946", STAC_D965_3ST),
2144 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0xa301, "Intel D946", STAC_D965_3ST),
93ed1503 2145 /* 965 based 3 stack systems */
dea0a509
TI
2146 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2100,
2147 "Intel D965", STAC_D965_3ST),
2148 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2000,
2149 "Intel D965", STAC_D965_3ST),
4ff076e5 2150 /* Dell 3 stack systems */
8e9068b1 2151 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f7, "Dell XPS M1730", STAC_DELL_3ST),
dfe495d0 2152 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01dd, "Dell Dimension E520", STAC_DELL_3ST),
4ff076e5
TD
2153 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ed, "Dell ", STAC_DELL_3ST),
2154 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f4, "Dell ", STAC_DELL_3ST),
8e9068b1 2155 /* Dell 3 stack systems with verb table in BIOS */
2f32d909
MR
2156 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f3, "Dell Inspiron 1420", STAC_DELL_BIOS),
2157 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0227, "Dell Vostro 1400 ", STAC_DELL_BIOS),
8e9068b1 2158 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x022e, "Dell ", STAC_DELL_BIOS),
24918b61 2159 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x022f, "Dell Inspiron 1525", STAC_DELL_3ST),
8e9068b1
MR
2160 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0242, "Dell ", STAC_DELL_BIOS),
2161 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0243, "Dell ", STAC_DELL_BIOS),
2162 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02ff, "Dell ", STAC_DELL_BIOS),
2163 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0209, "Dell XPS 1330", STAC_DELL_BIOS),
93ed1503 2164 /* 965 based 5 stack systems */
dea0a509
TI
2165 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2300,
2166 "Intel D965", STAC_D965_5ST),
2167 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2500,
2168 "Intel D965", STAC_D965_5ST),
3cc08dc6
MP
2169 {} /* terminator */
2170};
2171
f3302a59
MP
2172static unsigned int ref9205_pin_configs[12] = {
2173 0x40000100, 0x40000100, 0x01016011, 0x01014010,
09a99959 2174 0x01813122, 0x01a19021, 0x01019020, 0x40000100,
8b65727b 2175 0x90a000f0, 0x90a000f0, 0x01441030, 0x01c41030
f3302a59
MP
2176};
2177
dfe495d0
TI
2178/*
2179 STAC 9205 pin configs for
2180 102801F1
2181 102801F2
2182 102801FC
2183 102801FD
2184 10280204
2185 1028021F
3fa2ef74 2186 10280228 (Dell Vostro 1500)
dfe495d0
TI
2187*/
2188static unsigned int dell_9205_m42_pin_configs[12] = {
2189 0x0321101F, 0x03A11020, 0x400003FA, 0x90170310,
2190 0x400003FB, 0x400003FC, 0x400003FD, 0x40F000F9,
2191 0x90A60330, 0x400003FF, 0x0144131F, 0x40C003FE,
2192};
2193
2194/*
2195 STAC 9205 pin configs for
2196 102801F9
2197 102801FA
2198 102801FE
2199 102801FF (Dell Precision M4300)
2200 10280206
2201 10280200
2202 10280201
2203*/
2204static unsigned int dell_9205_m43_pin_configs[12] = {
ae0a8ed8
TD
2205 0x0321101f, 0x03a11020, 0x90a70330, 0x90170310,
2206 0x400000fe, 0x400000ff, 0x400000fd, 0x40f000f9,
2207 0x400000fa, 0x400000fc, 0x0144131f, 0x40c003f8,
2208};
2209
dfe495d0 2210static unsigned int dell_9205_m44_pin_configs[12] = {
ae0a8ed8
TD
2211 0x0421101f, 0x04a11020, 0x400003fa, 0x90170310,
2212 0x400003fb, 0x400003fc, 0x400003fd, 0x400003f9,
2213 0x90a60330, 0x400003ff, 0x01441340, 0x40c003fe,
2214};
2215
f5fcc13c 2216static unsigned int *stac9205_brd_tbl[STAC_9205_MODELS] = {
ae0a8ed8 2217 [STAC_9205_REF] = ref9205_pin_configs,
dfe495d0
TI
2218 [STAC_9205_DELL_M42] = dell_9205_m42_pin_configs,
2219 [STAC_9205_DELL_M43] = dell_9205_m43_pin_configs,
2220 [STAC_9205_DELL_M44] = dell_9205_m44_pin_configs,
d9a4268e 2221 [STAC_9205_EAPD] = NULL,
f3302a59
MP
2222};
2223
f5fcc13c
TI
2224static const char *stac9205_models[STAC_9205_MODELS] = {
2225 [STAC_9205_REF] = "ref",
dfe495d0 2226 [STAC_9205_DELL_M42] = "dell-m42",
ae0a8ed8
TD
2227 [STAC_9205_DELL_M43] = "dell-m43",
2228 [STAC_9205_DELL_M44] = "dell-m44",
d9a4268e 2229 [STAC_9205_EAPD] = "eapd",
f5fcc13c
TI
2230};
2231
2232static struct snd_pci_quirk stac9205_cfg_tbl[] = {
2233 /* SigmaTel reference board */
2234 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
2235 "DFI LanParty", STAC_9205_REF),
577aa2c1
MR
2236 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
2237 "DFI LanParty", STAC_9205_REF),
d9a4268e 2238 /* Dell */
dfe495d0
TI
2239 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f1,
2240 "unknown Dell", STAC_9205_DELL_M42),
2241 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f2,
2242 "unknown Dell", STAC_9205_DELL_M42),
ae0a8ed8 2243 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f8,
b44ef2f1 2244 "Dell Precision", STAC_9205_DELL_M43),
ae0a8ed8
TD
2245 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f9,
2246 "Dell Precision", STAC_9205_DELL_M43),
2247 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fa,
2248 "Dell Precision", STAC_9205_DELL_M43),
dfe495d0
TI
2249 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fc,
2250 "unknown Dell", STAC_9205_DELL_M42),
2251 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fd,
2252 "unknown Dell", STAC_9205_DELL_M42),
ae0a8ed8
TD
2253 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fe,
2254 "Dell Precision", STAC_9205_DELL_M43),
2255 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ff,
dfe495d0 2256 "Dell Precision M4300", STAC_9205_DELL_M43),
dfe495d0
TI
2257 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0204,
2258 "unknown Dell", STAC_9205_DELL_M42),
4549915c
TI
2259 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0206,
2260 "Dell Precision", STAC_9205_DELL_M43),
2261 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021b,
2262 "Dell Precision", STAC_9205_DELL_M43),
2263 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021c,
2264 "Dell Precision", STAC_9205_DELL_M43),
ae0a8ed8
TD
2265 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021f,
2266 "Dell Inspiron", STAC_9205_DELL_M44),
3fa2ef74
MR
2267 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0228,
2268 "Dell Vostro 1500", STAC_9205_DELL_M42),
d9a4268e
TI
2269 /* Gateway */
2270 SND_PCI_QUIRK(0x107b, 0x0565, "Gateway T1616", STAC_9205_EAPD),
f3302a59
MP
2271 {} /* terminator */
2272};
2273
11b44bbd
RF
2274static int stac92xx_save_bios_config_regs(struct hda_codec *codec)
2275{
2276 int i;
2277 struct sigmatel_spec *spec = codec->spec;
2278
af9f341a
TI
2279 kfree(spec->pin_configs);
2280 spec->pin_configs = kcalloc(spec->num_pins, sizeof(*spec->pin_configs),
2281 GFP_KERNEL);
2282 if (!spec->pin_configs)
2283 return -ENOMEM;
11b44bbd
RF
2284
2285 for (i = 0; i < spec->num_pins; i++) {
2286 hda_nid_t nid = spec->pin_nids[i];
2287 unsigned int pin_cfg;
616f89e7
HRK
2288
2289 if (!nid)
2290 continue;
11b44bbd
RF
2291 pin_cfg = snd_hda_codec_read(codec, nid, 0,
2292 AC_VERB_GET_CONFIG_DEFAULT, 0x00);
2293 snd_printdd(KERN_INFO "hda_codec: pin nid %2.2x bios pin config %8.8x\n",
2294 nid, pin_cfg);
af9f341a 2295 spec->pin_configs[i] = pin_cfg;
11b44bbd
RF
2296 }
2297
2298 return 0;
2299}
2300
87d48363
MR
2301static void stac92xx_set_config_reg(struct hda_codec *codec,
2302 hda_nid_t pin_nid, unsigned int pin_config)
2303{
2304 int i;
2305 snd_hda_codec_write(codec, pin_nid, 0,
2306 AC_VERB_SET_CONFIG_DEFAULT_BYTES_0,
2307 pin_config & 0x000000ff);
2308 snd_hda_codec_write(codec, pin_nid, 0,
2309 AC_VERB_SET_CONFIG_DEFAULT_BYTES_1,
2310 (pin_config & 0x0000ff00) >> 8);
2311 snd_hda_codec_write(codec, pin_nid, 0,
2312 AC_VERB_SET_CONFIG_DEFAULT_BYTES_2,
2313 (pin_config & 0x00ff0000) >> 16);
2314 snd_hda_codec_write(codec, pin_nid, 0,
2315 AC_VERB_SET_CONFIG_DEFAULT_BYTES_3,
2316 pin_config >> 24);
2317 i = snd_hda_codec_read(codec, pin_nid, 0,
2318 AC_VERB_GET_CONFIG_DEFAULT,
2319 0x00);
2320 snd_printdd(KERN_INFO "hda_codec: pin nid %2.2x pin config %8.8x\n",
2321 pin_nid, i);
2322}
2323
2f2f4251
M
2324static void stac92xx_set_config_regs(struct hda_codec *codec)
2325{
2326 int i;
2327 struct sigmatel_spec *spec = codec->spec;
2f2f4251 2328
87d48363
MR
2329 if (!spec->pin_configs)
2330 return;
11b44bbd 2331
87d48363 2332 for (i = 0; i < spec->num_pins; i++)
616f89e7
HRK
2333 if (spec->pin_nids[i] && spec->pin_configs[i])
2334 stac92xx_set_config_reg(codec, spec->pin_nids[i],
2335 spec->pin_configs[i]);
2f2f4251 2336}
2f2f4251 2337
af9f341a
TI
2338static int stac_save_pin_cfgs(struct hda_codec *codec, unsigned int *pins)
2339{
2340 struct sigmatel_spec *spec = codec->spec;
2341
2342 if (!pins)
2343 return stac92xx_save_bios_config_regs(codec);
2344
2345 kfree(spec->pin_configs);
2346 spec->pin_configs = kmemdup(pins,
2347 spec->num_pins * sizeof(*pins),
2348 GFP_KERNEL);
2349 if (!spec->pin_configs)
2350 return -ENOMEM;
2351
2352 stac92xx_set_config_regs(codec);
2353 return 0;
2354}
2355
2356static void stac_change_pin_config(struct hda_codec *codec, hda_nid_t nid,
2357 unsigned int cfg)
2358{
2359 struct sigmatel_spec *spec = codec->spec;
2360 int i;
2361
2362 for (i = 0; i < spec->num_pins; i++) {
2363 if (spec->pin_nids[i] == nid) {
2364 spec->pin_configs[i] = cfg;
2365 stac92xx_set_config_reg(codec, nid, cfg);
2366 break;
2367 }
2368 }
2369}
2370
dabbed6f 2371/*
c7d4b2fa 2372 * Analog playback callbacks
dabbed6f 2373 */
c7d4b2fa
M
2374static int stac92xx_playback_pcm_open(struct hda_pcm_stream *hinfo,
2375 struct hda_codec *codec,
c8b6bf9b 2376 struct snd_pcm_substream *substream)
2f2f4251 2377{
dabbed6f 2378 struct sigmatel_spec *spec = codec->spec;
8daaaa97
MR
2379 if (spec->stream_delay)
2380 msleep(spec->stream_delay);
9a08160b
TI
2381 return snd_hda_multi_out_analog_open(codec, &spec->multiout, substream,
2382 hinfo);
2f2f4251
M
2383}
2384
2f2f4251
M
2385static int stac92xx_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2386 struct hda_codec *codec,
2387 unsigned int stream_tag,
2388 unsigned int format,
c8b6bf9b 2389 struct snd_pcm_substream *substream)
2f2f4251
M
2390{
2391 struct sigmatel_spec *spec = codec->spec;
403d1944 2392 return snd_hda_multi_out_analog_prepare(codec, &spec->multiout, stream_tag, format, substream);
2f2f4251
M
2393}
2394
2395static int stac92xx_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
2396 struct hda_codec *codec,
c8b6bf9b 2397 struct snd_pcm_substream *substream)
2f2f4251
M
2398{
2399 struct sigmatel_spec *spec = codec->spec;
2400 return snd_hda_multi_out_analog_cleanup(codec, &spec->multiout);
2401}
2402
dabbed6f
M
2403/*
2404 * Digital playback callbacks
2405 */
2406static int stac92xx_dig_playback_pcm_open(struct hda_pcm_stream *hinfo,
2407 struct hda_codec *codec,
c8b6bf9b 2408 struct snd_pcm_substream *substream)
dabbed6f
M
2409{
2410 struct sigmatel_spec *spec = codec->spec;
2411 return snd_hda_multi_out_dig_open(codec, &spec->multiout);
2412}
2413
2414static int stac92xx_dig_playback_pcm_close(struct hda_pcm_stream *hinfo,
2415 struct hda_codec *codec,
c8b6bf9b 2416 struct snd_pcm_substream *substream)
dabbed6f
M
2417{
2418 struct sigmatel_spec *spec = codec->spec;
2419 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
2420}
2421
6b97eb45
TI
2422static int stac92xx_dig_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2423 struct hda_codec *codec,
2424 unsigned int stream_tag,
2425 unsigned int format,
2426 struct snd_pcm_substream *substream)
2427{
2428 struct sigmatel_spec *spec = codec->spec;
2429 return snd_hda_multi_out_dig_prepare(codec, &spec->multiout,
2430 stream_tag, format, substream);
2431}
2432
dabbed6f 2433
2f2f4251
M
2434/*
2435 * Analog capture callbacks
2436 */
2437static int stac92xx_capture_pcm_prepare(struct hda_pcm_stream *hinfo,
2438 struct hda_codec *codec,
2439 unsigned int stream_tag,
2440 unsigned int format,
c8b6bf9b 2441 struct snd_pcm_substream *substream)
2f2f4251
M
2442{
2443 struct sigmatel_spec *spec = codec->spec;
8daaaa97 2444 hda_nid_t nid = spec->adc_nids[substream->number];
2f2f4251 2445
8daaaa97
MR
2446 if (spec->powerdown_adcs) {
2447 msleep(40);
8c2f767b 2448 snd_hda_codec_write(codec, nid, 0,
8daaaa97
MR
2449 AC_VERB_SET_POWER_STATE, AC_PWRST_D0);
2450 }
2451 snd_hda_codec_setup_stream(codec, nid, stream_tag, 0, format);
2f2f4251
M
2452 return 0;
2453}
2454
2455static int stac92xx_capture_pcm_cleanup(struct hda_pcm_stream *hinfo,
2456 struct hda_codec *codec,
c8b6bf9b 2457 struct snd_pcm_substream *substream)
2f2f4251
M
2458{
2459 struct sigmatel_spec *spec = codec->spec;
8daaaa97 2460 hda_nid_t nid = spec->adc_nids[substream->number];
2f2f4251 2461
8daaaa97
MR
2462 snd_hda_codec_cleanup_stream(codec, nid);
2463 if (spec->powerdown_adcs)
8c2f767b 2464 snd_hda_codec_write(codec, nid, 0,
8daaaa97 2465 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
2f2f4251
M
2466 return 0;
2467}
2468
dabbed6f
M
2469static struct hda_pcm_stream stac92xx_pcm_digital_playback = {
2470 .substreams = 1,
2471 .channels_min = 2,
2472 .channels_max = 2,
2473 /* NID is set in stac92xx_build_pcms */
2474 .ops = {
2475 .open = stac92xx_dig_playback_pcm_open,
6b97eb45
TI
2476 .close = stac92xx_dig_playback_pcm_close,
2477 .prepare = stac92xx_dig_playback_pcm_prepare
dabbed6f
M
2478 },
2479};
2480
2481static struct hda_pcm_stream stac92xx_pcm_digital_capture = {
2482 .substreams = 1,
2483 .channels_min = 2,
2484 .channels_max = 2,
2485 /* NID is set in stac92xx_build_pcms */
2486};
2487
2f2f4251
M
2488static struct hda_pcm_stream stac92xx_pcm_analog_playback = {
2489 .substreams = 1,
2490 .channels_min = 2,
c7d4b2fa 2491 .channels_max = 8,
2f2f4251
M
2492 .nid = 0x02, /* NID to query formats and rates */
2493 .ops = {
2494 .open = stac92xx_playback_pcm_open,
2495 .prepare = stac92xx_playback_pcm_prepare,
2496 .cleanup = stac92xx_playback_pcm_cleanup
2497 },
2498};
2499
3cc08dc6
MP
2500static struct hda_pcm_stream stac92xx_pcm_analog_alt_playback = {
2501 .substreams = 1,
2502 .channels_min = 2,
2503 .channels_max = 2,
2504 .nid = 0x06, /* NID to query formats and rates */
2505 .ops = {
2506 .open = stac92xx_playback_pcm_open,
2507 .prepare = stac92xx_playback_pcm_prepare,
2508 .cleanup = stac92xx_playback_pcm_cleanup
2509 },
2510};
2511
2f2f4251 2512static struct hda_pcm_stream stac92xx_pcm_analog_capture = {
2f2f4251
M
2513 .channels_min = 2,
2514 .channels_max = 2,
9e05b7a3 2515 /* NID + .substreams is set in stac92xx_build_pcms */
2f2f4251
M
2516 .ops = {
2517 .prepare = stac92xx_capture_pcm_prepare,
2518 .cleanup = stac92xx_capture_pcm_cleanup
2519 },
2520};
2521
2522static int stac92xx_build_pcms(struct hda_codec *codec)
2523{
2524 struct sigmatel_spec *spec = codec->spec;
2525 struct hda_pcm *info = spec->pcm_rec;
2526
2527 codec->num_pcms = 1;
2528 codec->pcm_info = info;
2529
c7d4b2fa 2530 info->name = "STAC92xx Analog";
2f2f4251 2531 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_analog_playback;
00a602db
TI
2532 info->stream[SNDRV_PCM_STREAM_PLAYBACK].nid =
2533 spec->multiout.dac_nids[0];
2f2f4251 2534 info->stream[SNDRV_PCM_STREAM_CAPTURE] = stac92xx_pcm_analog_capture;
3cc08dc6 2535 info->stream[SNDRV_PCM_STREAM_CAPTURE].nid = spec->adc_nids[0];
9e05b7a3 2536 info->stream[SNDRV_PCM_STREAM_CAPTURE].substreams = spec->num_adcs;
3cc08dc6
MP
2537
2538 if (spec->alt_switch) {
2539 codec->num_pcms++;
2540 info++;
2541 info->name = "STAC92xx Analog Alt";
2542 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_analog_alt_playback;
2543 }
2f2f4251 2544
dabbed6f
M
2545 if (spec->multiout.dig_out_nid || spec->dig_in_nid) {
2546 codec->num_pcms++;
2547 info++;
2548 info->name = "STAC92xx Digital";
0852d7a6 2549 info->pcm_type = spec->autocfg.dig_out_type[0];
dabbed6f
M
2550 if (spec->multiout.dig_out_nid) {
2551 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_digital_playback;
2552 info->stream[SNDRV_PCM_STREAM_PLAYBACK].nid = spec->multiout.dig_out_nid;
2553 }
2554 if (spec->dig_in_nid) {
2555 info->stream[SNDRV_PCM_STREAM_CAPTURE] = stac92xx_pcm_digital_capture;
2556 info->stream[SNDRV_PCM_STREAM_CAPTURE].nid = spec->dig_in_nid;
2557 }
2558 }
2559
2f2f4251
M
2560 return 0;
2561}
2562
c960a03b
TI
2563static unsigned int stac92xx_get_vref(struct hda_codec *codec, hda_nid_t nid)
2564{
2565 unsigned int pincap = snd_hda_param_read(codec, nid,
2566 AC_PAR_PIN_CAP);
2567 pincap = (pincap & AC_PINCAP_VREF) >> AC_PINCAP_VREF_SHIFT;
2568 if (pincap & AC_PINCAP_VREF_100)
2569 return AC_PINCTL_VREF_100;
2570 if (pincap & AC_PINCAP_VREF_80)
2571 return AC_PINCTL_VREF_80;
2572 if (pincap & AC_PINCAP_VREF_50)
2573 return AC_PINCTL_VREF_50;
2574 if (pincap & AC_PINCAP_VREF_GRD)
2575 return AC_PINCTL_VREF_GRD;
2576 return 0;
2577}
2578
403d1944
MP
2579static void stac92xx_auto_set_pinctl(struct hda_codec *codec, hda_nid_t nid, int pin_type)
2580
2581{
82beb8fd
TI
2582 snd_hda_codec_write_cache(codec, nid, 0,
2583 AC_VERB_SET_PIN_WIDGET_CONTROL, pin_type);
403d1944
MP
2584}
2585
7c2ba97b
MR
2586#define stac92xx_hp_switch_info snd_ctl_boolean_mono_info
2587
2588static int stac92xx_hp_switch_get(struct snd_kcontrol *kcontrol,
2589 struct snd_ctl_elem_value *ucontrol)
2590{
2591 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2592 struct sigmatel_spec *spec = codec->spec;
2593
d7a89436 2594 ucontrol->value.integer.value[0] = !!spec->hp_switch;
7c2ba97b
MR
2595 return 0;
2596}
2597
c6e4c666
TI
2598static void stac_issue_unsol_event(struct hda_codec *codec, hda_nid_t nid,
2599 unsigned char type);
2600
7c2ba97b
MR
2601static int stac92xx_hp_switch_put(struct snd_kcontrol *kcontrol,
2602 struct snd_ctl_elem_value *ucontrol)
2603{
2604 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2605 struct sigmatel_spec *spec = codec->spec;
d7a89436
TI
2606 int nid = kcontrol->private_value;
2607
2608 spec->hp_switch = ucontrol->value.integer.value[0] ? nid : 0;
7c2ba97b
MR
2609
2610 /* check to be sure that the ports are upto date with
2611 * switch changes
2612 */
c6e4c666 2613 stac_issue_unsol_event(codec, nid, STAC_HP_EVENT);
7c2ba97b
MR
2614
2615 return 1;
2616}
2617
a5ce8890 2618#define stac92xx_io_switch_info snd_ctl_boolean_mono_info
403d1944
MP
2619
2620static int stac92xx_io_switch_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2621{
2622 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2623 struct sigmatel_spec *spec = codec->spec;
2624 int io_idx = kcontrol-> private_value & 0xff;
2625
2626 ucontrol->value.integer.value[0] = spec->io_switch[io_idx];
2627 return 0;
2628}
2629
2630static int stac92xx_io_switch_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2631{
2632 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2633 struct sigmatel_spec *spec = codec->spec;
2634 hda_nid_t nid = kcontrol->private_value >> 8;
2635 int io_idx = kcontrol-> private_value & 0xff;
68ea7b2f 2636 unsigned short val = !!ucontrol->value.integer.value[0];
403d1944
MP
2637
2638 spec->io_switch[io_idx] = val;
2639
2640 if (val)
2641 stac92xx_auto_set_pinctl(codec, nid, AC_PINCTL_OUT_EN);
c960a03b
TI
2642 else {
2643 unsigned int pinctl = AC_PINCTL_IN_EN;
2644 if (io_idx) /* set VREF for mic */
2645 pinctl |= stac92xx_get_vref(codec, nid);
2646 stac92xx_auto_set_pinctl(codec, nid, pinctl);
2647 }
40c1d308
JZ
2648
2649 /* check the auto-mute again: we need to mute/unmute the speaker
2650 * appropriately according to the pin direction
2651 */
2652 if (spec->hp_detect)
c6e4c666 2653 stac_issue_unsol_event(codec, nid, STAC_HP_EVENT);
40c1d308 2654
403d1944
MP
2655 return 1;
2656}
2657
0fb87bb4
ML
2658#define stac92xx_clfe_switch_info snd_ctl_boolean_mono_info
2659
2660static int stac92xx_clfe_switch_get(struct snd_kcontrol *kcontrol,
2661 struct snd_ctl_elem_value *ucontrol)
2662{
2663 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2664 struct sigmatel_spec *spec = codec->spec;
2665
2666 ucontrol->value.integer.value[0] = spec->clfe_swap;
2667 return 0;
2668}
2669
2670static int stac92xx_clfe_switch_put(struct snd_kcontrol *kcontrol,
2671 struct snd_ctl_elem_value *ucontrol)
2672{
2673 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2674 struct sigmatel_spec *spec = codec->spec;
2675 hda_nid_t nid = kcontrol->private_value & 0xff;
68ea7b2f 2676 unsigned int val = !!ucontrol->value.integer.value[0];
0fb87bb4 2677
68ea7b2f 2678 if (spec->clfe_swap == val)
0fb87bb4
ML
2679 return 0;
2680
68ea7b2f 2681 spec->clfe_swap = val;
0fb87bb4
ML
2682
2683 snd_hda_codec_write_cache(codec, nid, 0, AC_VERB_SET_EAPD_BTLENABLE,
2684 spec->clfe_swap ? 0x4 : 0x0);
2685
2686 return 1;
2687}
2688
7c2ba97b
MR
2689#define STAC_CODEC_HP_SWITCH(xname) \
2690 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2691 .name = xname, \
2692 .index = 0, \
2693 .info = stac92xx_hp_switch_info, \
2694 .get = stac92xx_hp_switch_get, \
2695 .put = stac92xx_hp_switch_put, \
2696 }
2697
403d1944
MP
2698#define STAC_CODEC_IO_SWITCH(xname, xpval) \
2699 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2700 .name = xname, \
2701 .index = 0, \
2702 .info = stac92xx_io_switch_info, \
2703 .get = stac92xx_io_switch_get, \
2704 .put = stac92xx_io_switch_put, \
2705 .private_value = xpval, \
2706 }
2707
0fb87bb4
ML
2708#define STAC_CODEC_CLFE_SWITCH(xname, xpval) \
2709 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2710 .name = xname, \
2711 .index = 0, \
2712 .info = stac92xx_clfe_switch_info, \
2713 .get = stac92xx_clfe_switch_get, \
2714 .put = stac92xx_clfe_switch_put, \
2715 .private_value = xpval, \
2716 }
403d1944 2717
c7d4b2fa
M
2718enum {
2719 STAC_CTL_WIDGET_VOL,
2720 STAC_CTL_WIDGET_MUTE,
09a99959 2721 STAC_CTL_WIDGET_MONO_MUX,
89385035
MR
2722 STAC_CTL_WIDGET_AMP_MUX,
2723 STAC_CTL_WIDGET_AMP_VOL,
7c2ba97b 2724 STAC_CTL_WIDGET_HP_SWITCH,
403d1944 2725 STAC_CTL_WIDGET_IO_SWITCH,
0fb87bb4 2726 STAC_CTL_WIDGET_CLFE_SWITCH
c7d4b2fa
M
2727};
2728
c8b6bf9b 2729static struct snd_kcontrol_new stac92xx_control_templates[] = {
c7d4b2fa
M
2730 HDA_CODEC_VOLUME(NULL, 0, 0, 0),
2731 HDA_CODEC_MUTE(NULL, 0, 0, 0),
09a99959 2732 STAC_MONO_MUX,
89385035
MR
2733 STAC_AMP_MUX,
2734 STAC_AMP_VOL(NULL, 0, 0, 0, 0),
7c2ba97b 2735 STAC_CODEC_HP_SWITCH(NULL),
403d1944 2736 STAC_CODEC_IO_SWITCH(NULL, 0),
0fb87bb4 2737 STAC_CODEC_CLFE_SWITCH(NULL, 0),
c7d4b2fa
M
2738};
2739
2740/* add dynamic controls */
e3c75964
TI
2741static struct snd_kcontrol_new *
2742stac_control_new(struct sigmatel_spec *spec,
2743 struct snd_kcontrol_new *ktemp,
2744 const char *name)
c7d4b2fa 2745{
c8b6bf9b 2746 struct snd_kcontrol_new *knew;
c7d4b2fa 2747
603c4019
TI
2748 snd_array_init(&spec->kctls, sizeof(*knew), 32);
2749 knew = snd_array_new(&spec->kctls);
2750 if (!knew)
e3c75964 2751 return NULL;
4d4e9bb3 2752 *knew = *ktemp;
82fe0c58 2753 knew->name = kstrdup(name, GFP_KERNEL);
e3c75964
TI
2754 if (!knew->name) {
2755 /* roolback */
2756 memset(knew, 0, sizeof(*knew));
2757 spec->kctls.alloced--;
2758 return NULL;
2759 }
2760 return knew;
2761}
2762
2763static int stac92xx_add_control_temp(struct sigmatel_spec *spec,
2764 struct snd_kcontrol_new *ktemp,
2765 int idx, const char *name,
2766 unsigned long val)
2767{
2768 struct snd_kcontrol_new *knew = stac_control_new(spec, ktemp, name);
2769 if (!knew)
c7d4b2fa 2770 return -ENOMEM;
e3c75964 2771 knew->index = idx;
c7d4b2fa 2772 knew->private_value = val;
c7d4b2fa
M
2773 return 0;
2774}
2775
4d4e9bb3
TI
2776static inline int stac92xx_add_control_idx(struct sigmatel_spec *spec,
2777 int type, int idx, const char *name,
2778 unsigned long val)
2779{
2780 return stac92xx_add_control_temp(spec,
2781 &stac92xx_control_templates[type],
2782 idx, name, val);
2783}
2784
4682eee0
MR
2785
2786/* add dynamic controls */
4d4e9bb3
TI
2787static inline int stac92xx_add_control(struct sigmatel_spec *spec, int type,
2788 const char *name, unsigned long val)
4682eee0
MR
2789{
2790 return stac92xx_add_control_idx(spec, type, 0, name, val);
2791}
2792
e3c75964
TI
2793static struct snd_kcontrol_new stac_input_src_temp = {
2794 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2795 .name = "Input Source",
2796 .info = stac92xx_mux_enum_info,
2797 .get = stac92xx_mux_enum_get,
2798 .put = stac92xx_mux_enum_put,
2799};
2800
2801static int stac92xx_add_input_source(struct sigmatel_spec *spec)
2802{
2803 struct snd_kcontrol_new *knew;
2804 struct hda_input_mux *imux = &spec->private_imux;
2805
2806 if (!spec->num_adcs || imux->num_items <= 1)
2807 return 0; /* no need for input source control */
2808 knew = stac_control_new(spec, &stac_input_src_temp,
2809 stac_input_src_temp.name);
2810 if (!knew)
2811 return -ENOMEM;
2812 knew->count = spec->num_adcs;
2813 return 0;
2814}
2815
c21ca4a8
TI
2816/* check whether the line-input can be used as line-out */
2817static hda_nid_t check_line_out_switch(struct hda_codec *codec)
403d1944
MP
2818{
2819 struct sigmatel_spec *spec = codec->spec;
c21ca4a8
TI
2820 struct auto_pin_cfg *cfg = &spec->autocfg;
2821 hda_nid_t nid;
2822 unsigned int pincap;
8e9068b1 2823
c21ca4a8
TI
2824 if (cfg->line_out_type != AUTO_PIN_LINE_OUT)
2825 return 0;
2826 nid = cfg->input_pins[AUTO_PIN_LINE];
2827 pincap = snd_hda_param_read(codec, nid, AC_PAR_PIN_CAP);
2828 if (pincap & AC_PINCAP_OUT)
2829 return nid;
2830 return 0;
2831}
403d1944 2832
c21ca4a8
TI
2833/* check whether the mic-input can be used as line-out */
2834static hda_nid_t check_mic_out_switch(struct hda_codec *codec)
2835{
2836 struct sigmatel_spec *spec = codec->spec;
2837 struct auto_pin_cfg *cfg = &spec->autocfg;
2838 unsigned int def_conf, pincap;
2839 unsigned int mic_pin;
2840
2841 if (cfg->line_out_type != AUTO_PIN_LINE_OUT)
2842 return 0;
2843 mic_pin = AUTO_PIN_MIC;
2844 for (;;) {
2845 hda_nid_t nid = cfg->input_pins[mic_pin];
2846 def_conf = snd_hda_codec_read(codec, nid, 0,
2847 AC_VERB_GET_CONFIG_DEFAULT, 0);
2848 /* some laptops have an internal analog microphone
2849 * which can't be used as a output */
2850 if (get_defcfg_connect(def_conf) != AC_JACK_PORT_FIXED) {
2851 pincap = snd_hda_param_read(codec, nid, AC_PAR_PIN_CAP);
2852 if (pincap & AC_PINCAP_OUT)
2853 return nid;
403d1944 2854 }
c21ca4a8
TI
2855 if (mic_pin == AUTO_PIN_MIC)
2856 mic_pin = AUTO_PIN_FRONT_MIC;
2857 else
2858 break;
403d1944 2859 }
403d1944
MP
2860 return 0;
2861}
2862
7b043899
SL
2863static int is_in_dac_nids(struct sigmatel_spec *spec, hda_nid_t nid)
2864{
2865 int i;
2866
2867 for (i = 0; i < spec->multiout.num_dacs; i++) {
2868 if (spec->multiout.dac_nids[i] == nid)
2869 return 1;
2870 }
2871
2872 return 0;
2873}
2874
c21ca4a8
TI
2875static int check_all_dac_nids(struct sigmatel_spec *spec, hda_nid_t nid)
2876{
2877 int i;
2878 if (is_in_dac_nids(spec, nid))
2879 return 1;
2880 for (i = 0; i < spec->autocfg.hp_outs; i++)
2881 if (spec->hp_dacs[i] == nid)
2882 return 1;
2883 for (i = 0; i < spec->autocfg.speaker_outs; i++)
2884 if (spec->speaker_dacs[i] == nid)
2885 return 1;
2886 return 0;
2887}
2888
2889static hda_nid_t get_unassigned_dac(struct hda_codec *codec, hda_nid_t nid)
2890{
2891 struct sigmatel_spec *spec = codec->spec;
2892 int j, conn_len;
2893 hda_nid_t conn[HDA_MAX_CONNECTIONS];
2894 unsigned int wcaps, wtype;
2895
2896 conn_len = snd_hda_get_connections(codec, nid, conn,
2897 HDA_MAX_CONNECTIONS);
2898 for (j = 0; j < conn_len; j++) {
2899 wcaps = snd_hda_param_read(codec, conn[j],
2900 AC_PAR_AUDIO_WIDGET_CAP);
2901 wtype = (wcaps & AC_WCAP_TYPE) >> AC_WCAP_TYPE_SHIFT;
2902 /* we check only analog outputs */
2903 if (wtype != AC_WID_AUD_OUT || (wcaps & AC_WCAP_DIGITAL))
2904 continue;
2905 /* if this route has a free DAC, assign it */
2906 if (!check_all_dac_nids(spec, conn[j])) {
2907 if (conn_len > 1) {
2908 /* select this DAC in the pin's input mux */
2909 snd_hda_codec_write_cache(codec, nid, 0,
2910 AC_VERB_SET_CONNECT_SEL, j);
2911 }
2912 return conn[j];
2913 }
2914 }
2915 return 0;
2916}
2917
2918static int add_spec_dacs(struct sigmatel_spec *spec, hda_nid_t nid);
2919static int add_spec_extra_dacs(struct sigmatel_spec *spec, hda_nid_t nid);
2920
3cc08dc6 2921/*
7b043899
SL
2922 * Fill in the dac_nids table from the parsed pin configuration
2923 * This function only works when every pin in line_out_pins[]
2924 * contains atleast one DAC in its connection list. Some 92xx
2925 * codecs are not connected directly to a DAC, such as the 9200
2926 * and 9202/925x. For those, dac_nids[] must be hard-coded.
3cc08dc6 2927 */
c21ca4a8 2928static int stac92xx_auto_fill_dac_nids(struct hda_codec *codec)
c7d4b2fa
M
2929{
2930 struct sigmatel_spec *spec = codec->spec;
c21ca4a8
TI
2931 struct auto_pin_cfg *cfg = &spec->autocfg;
2932 int i;
2933 hda_nid_t nid, dac;
7b043899 2934
c7d4b2fa
M
2935 for (i = 0; i < cfg->line_outs; i++) {
2936 nid = cfg->line_out_pins[i];
c21ca4a8
TI
2937 dac = get_unassigned_dac(codec, nid);
2938 if (!dac) {
df802952
TI
2939 if (spec->multiout.num_dacs > 0) {
2940 /* we have already working output pins,
2941 * so let's drop the broken ones again
2942 */
2943 cfg->line_outs = spec->multiout.num_dacs;
2944 break;
2945 }
7b043899
SL
2946 /* error out, no available DAC found */
2947 snd_printk(KERN_ERR
2948 "%s: No available DAC for pin 0x%x\n",
2949 __func__, nid);
2950 return -ENODEV;
2951 }
c21ca4a8
TI
2952 add_spec_dacs(spec, dac);
2953 }
7b043899 2954
c21ca4a8
TI
2955 /* add line-in as output */
2956 nid = check_line_out_switch(codec);
2957 if (nid) {
2958 dac = get_unassigned_dac(codec, nid);
2959 if (dac) {
2960 snd_printdd("STAC: Add line-in 0x%x as output %d\n",
2961 nid, cfg->line_outs);
2962 cfg->line_out_pins[cfg->line_outs] = nid;
2963 cfg->line_outs++;
2964 spec->line_switch = nid;
2965 add_spec_dacs(spec, dac);
2966 }
2967 }
2968 /* add mic as output */
2969 nid = check_mic_out_switch(codec);
2970 if (nid) {
2971 dac = get_unassigned_dac(codec, nid);
2972 if (dac) {
2973 snd_printdd("STAC: Add mic-in 0x%x as output %d\n",
2974 nid, cfg->line_outs);
2975 cfg->line_out_pins[cfg->line_outs] = nid;
2976 cfg->line_outs++;
2977 spec->mic_switch = nid;
2978 add_spec_dacs(spec, dac);
2979 }
2980 }
c7d4b2fa 2981
c21ca4a8
TI
2982 for (i = 0; i < cfg->hp_outs; i++) {
2983 nid = cfg->hp_pins[i];
2984 dac = get_unassigned_dac(codec, nid);
2985 if (dac) {
2986 if (!spec->multiout.hp_nid)
2987 spec->multiout.hp_nid = dac;
2988 else
2989 add_spec_extra_dacs(spec, dac);
7b043899 2990 }
c21ca4a8
TI
2991 spec->hp_dacs[i] = dac;
2992 }
2993
2994 for (i = 0; i < cfg->speaker_outs; i++) {
2995 nid = cfg->speaker_pins[i];
2996 dac = get_unassigned_dac(codec, nid);
2997 if (dac)
2998 add_spec_extra_dacs(spec, dac);
2999 spec->speaker_dacs[i] = dac;
7b043899 3000 }
c7d4b2fa 3001
c21ca4a8 3002 snd_printd("stac92xx: dac_nids=%d (0x%x/0x%x/0x%x/0x%x/0x%x)\n",
7b043899
SL
3003 spec->multiout.num_dacs,
3004 spec->multiout.dac_nids[0],
3005 spec->multiout.dac_nids[1],
3006 spec->multiout.dac_nids[2],
3007 spec->multiout.dac_nids[3],
3008 spec->multiout.dac_nids[4]);
c21ca4a8 3009
c7d4b2fa
M
3010 return 0;
3011}
3012
eb06ed8f 3013/* create volume control/switch for the given prefx type */
7c7767eb
TI
3014static int create_controls(struct hda_codec *codec, const char *pfx,
3015 hda_nid_t nid, int chs)
eb06ed8f 3016{
7c7767eb 3017 struct sigmatel_spec *spec = codec->spec;
eb06ed8f
TI
3018 char name[32];
3019 int err;
3020
7c7767eb
TI
3021 if (!spec->check_volume_offset) {
3022 unsigned int caps, step, nums, db_scale;
3023 caps = query_amp_caps(codec, nid, HDA_OUTPUT);
3024 step = (caps & AC_AMPCAP_STEP_SIZE) >>
3025 AC_AMPCAP_STEP_SIZE_SHIFT;
3026 step = (step + 1) * 25; /* in .01dB unit */
3027 nums = (caps & AC_AMPCAP_NUM_STEPS) >>
3028 AC_AMPCAP_NUM_STEPS_SHIFT;
3029 db_scale = nums * step;
3030 /* if dB scale is over -64dB, and finer enough,
3031 * let's reduce it to half
3032 */
3033 if (db_scale > 6400 && nums >= 0x1f)
3034 spec->volume_offset = nums / 2;
3035 spec->check_volume_offset = 1;
3036 }
3037
eb06ed8f
TI
3038 sprintf(name, "%s Playback Volume", pfx);
3039 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_VOL, name,
7c7767eb
TI
3040 HDA_COMPOSE_AMP_VAL_OFS(nid, chs, 0, HDA_OUTPUT,
3041 spec->volume_offset));
eb06ed8f
TI
3042 if (err < 0)
3043 return err;
3044 sprintf(name, "%s Playback Switch", pfx);
3045 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_MUTE, name,
3046 HDA_COMPOSE_AMP_VAL(nid, chs, 0, HDA_OUTPUT));
3047 if (err < 0)
3048 return err;
3049 return 0;
3050}
3051
ae0afd81
MR
3052static int add_spec_dacs(struct sigmatel_spec *spec, hda_nid_t nid)
3053{
c21ca4a8 3054 if (spec->multiout.num_dacs > 4) {
ae0afd81
MR
3055 printk(KERN_WARNING "stac92xx: No space for DAC 0x%x\n", nid);
3056 return 1;
3057 } else {
3058 spec->multiout.dac_nids[spec->multiout.num_dacs] = nid;
3059 spec->multiout.num_dacs++;
3060 }
3061 return 0;
3062}
3063
c21ca4a8 3064static int add_spec_extra_dacs(struct sigmatel_spec *spec, hda_nid_t nid)
ae0afd81 3065{
c21ca4a8
TI
3066 int i;
3067 for (i = 0; i < ARRAY_SIZE(spec->multiout.extra_out_nid); i++) {
3068 if (!spec->multiout.extra_out_nid[i]) {
3069 spec->multiout.extra_out_nid[i] = nid;
3070 return 0;
3071 }
3072 }
3073 printk(KERN_WARNING "stac92xx: No space for extra DAC 0x%x\n", nid);
3074 return 1;
ae0afd81
MR
3075}
3076
76624534
TI
3077static int is_unique_dac(struct sigmatel_spec *spec, hda_nid_t nid)
3078{
3079 int i;
3080
3081 if (spec->autocfg.line_outs != 1)
3082 return 0;
3083 if (spec->multiout.hp_nid == nid)
3084 return 0;
3085 for (i = 0; i < ARRAY_SIZE(spec->multiout.extra_out_nid); i++)
3086 if (spec->multiout.extra_out_nid[i] == nid)
3087 return 0;
3088 return 1;
3089}
3090
c7d4b2fa 3091/* add playback controls from the parsed DAC table */
0fb87bb4 3092static int stac92xx_auto_create_multi_out_ctls(struct hda_codec *codec,
19039bd0 3093 const struct auto_pin_cfg *cfg)
c7d4b2fa 3094{
76624534 3095 struct sigmatel_spec *spec = codec->spec;
19039bd0
TI
3096 static const char *chname[4] = {
3097 "Front", "Surround", NULL /*CLFE*/, "Side"
3098 };
d21995e3 3099 hda_nid_t nid = 0;
91589232
TI
3100 int i, err;
3101 unsigned int wid_caps;
0fb87bb4 3102
c21ca4a8 3103 for (i = 0; i < cfg->line_outs && spec->multiout.dac_nids[i]; i++) {
c7d4b2fa 3104 nid = spec->multiout.dac_nids[i];
c7d4b2fa
M
3105 if (i == 2) {
3106 /* Center/LFE */
7c7767eb 3107 err = create_controls(codec, "Center", nid, 1);
eb06ed8f 3108 if (err < 0)
c7d4b2fa 3109 return err;
7c7767eb 3110 err = create_controls(codec, "LFE", nid, 2);
eb06ed8f 3111 if (err < 0)
c7d4b2fa 3112 return err;
0fb87bb4
ML
3113
3114 wid_caps = get_wcaps(codec, nid);
3115
3116 if (wid_caps & AC_WCAP_LR_SWAP) {
3117 err = stac92xx_add_control(spec,
3118 STAC_CTL_WIDGET_CLFE_SWITCH,
3119 "Swap Center/LFE Playback Switch", nid);
3120
3121 if (err < 0)
3122 return err;
3123 }
3124
c7d4b2fa 3125 } else {
76624534
TI
3126 const char *name = chname[i];
3127 /* if it's a single DAC, assign a better name */
3128 if (!i && is_unique_dac(spec, nid)) {
3129 switch (cfg->line_out_type) {
3130 case AUTO_PIN_HP_OUT:
3131 name = "Headphone";
3132 break;
3133 case AUTO_PIN_SPEAKER_OUT:
3134 name = "Speaker";
3135 break;
3136 }
3137 }
7c7767eb 3138 err = create_controls(codec, name, nid, 3);
eb06ed8f 3139 if (err < 0)
c7d4b2fa
M
3140 return err;
3141 }
3142 }
3143
a9cb5c90 3144 if (cfg->hp_outs > 1 && cfg->line_out_type == AUTO_PIN_LINE_OUT) {
7c2ba97b
MR
3145 err = stac92xx_add_control(spec,
3146 STAC_CTL_WIDGET_HP_SWITCH,
d7a89436
TI
3147 "Headphone as Line Out Switch",
3148 cfg->hp_pins[cfg->hp_outs - 1]);
7c2ba97b
MR
3149 if (err < 0)
3150 return err;
3151 }
3152
b5895dc8 3153 if (spec->line_switch) {
c21ca4a8
TI
3154 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_IO_SWITCH,
3155 "Line In as Output Switch",
3156 spec->line_switch << 8);
3157 if (err < 0)
3158 return err;
b5895dc8 3159 }
403d1944 3160
b5895dc8 3161 if (spec->mic_switch) {
c21ca4a8
TI
3162 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_IO_SWITCH,
3163 "Mic as Output Switch",
3164 (spec->mic_switch << 8) | 1);
3165 if (err < 0)
3166 return err;
b5895dc8 3167 }
403d1944 3168
c7d4b2fa
M
3169 return 0;
3170}
3171
eb06ed8f
TI
3172/* add playback controls for Speaker and HP outputs */
3173static int stac92xx_auto_create_hp_ctls(struct hda_codec *codec,
3174 struct auto_pin_cfg *cfg)
3175{
3176 struct sigmatel_spec *spec = codec->spec;
3177 hda_nid_t nid;
c21ca4a8 3178 int i, err, nums;
eb06ed8f 3179
c21ca4a8 3180 nums = 0;
eb06ed8f 3181 for (i = 0; i < cfg->hp_outs; i++) {
c21ca4a8
TI
3182 static const char *pfxs[] = {
3183 "Headphone", "Headphone2", "Headphone3",
3184 };
eb06ed8f
TI
3185 unsigned int wid_caps = get_wcaps(codec, cfg->hp_pins[i]);
3186 if (wid_caps & AC_WCAP_UNSOL_CAP)
3187 spec->hp_detect = 1;
c21ca4a8 3188 if (nums >= ARRAY_SIZE(pfxs))
c7d4b2fa 3189 continue;
c21ca4a8
TI
3190 nid = spec->hp_dacs[i];
3191 if (!nid)
eb06ed8f 3192 continue;
7c7767eb 3193 err = create_controls(codec, pfxs[nums++], nid, 3);
c21ca4a8
TI
3194 if (err < 0)
3195 return err;
1b290a51 3196 }
c21ca4a8
TI
3197 nums = 0;
3198 for (i = 0; i < cfg->speaker_outs; i++) {
eb06ed8f
TI
3199 static const char *pfxs[] = {
3200 "Speaker", "External Speaker", "Speaker2",
3201 };
c21ca4a8
TI
3202 if (nums >= ARRAY_SIZE(pfxs))
3203 continue;
3204 nid = spec->speaker_dacs[i];
3205 if (!nid)
3206 continue;
7c7767eb 3207 err = create_controls(codec, pfxs[nums++], nid, 3);
eb06ed8f
TI
3208 if (err < 0)
3209 return err;
3210 }
c7d4b2fa
M
3211 return 0;
3212}
3213
b22b4821 3214/* labels for mono mux outputs */
d0513fc6
MR
3215static const char *stac92xx_mono_labels[4] = {
3216 "DAC0", "DAC1", "Mixer", "DAC2"
b22b4821
MR
3217};
3218
3219/* create mono mux for mono out on capable codecs */
3220static int stac92xx_auto_create_mono_output_ctls(struct hda_codec *codec)
3221{
3222 struct sigmatel_spec *spec = codec->spec;
3223 struct hda_input_mux *mono_mux = &spec->private_mono_mux;
3224 int i, num_cons;
3225 hda_nid_t con_lst[ARRAY_SIZE(stac92xx_mono_labels)];
3226
3227 num_cons = snd_hda_get_connections(codec,
3228 spec->mono_nid,
3229 con_lst,
3230 HDA_MAX_NUM_INPUTS);
3231 if (!num_cons || num_cons > ARRAY_SIZE(stac92xx_mono_labels))
3232 return -EINVAL;
3233
3234 for (i = 0; i < num_cons; i++) {
3235 mono_mux->items[mono_mux->num_items].label =
3236 stac92xx_mono_labels[i];
3237 mono_mux->items[mono_mux->num_items].index = i;
3238 mono_mux->num_items++;
3239 }
09a99959
MR
3240
3241 return stac92xx_add_control(spec, STAC_CTL_WIDGET_MONO_MUX,
3242 "Mono Mux", spec->mono_nid);
b22b4821
MR
3243}
3244
89385035
MR
3245/* labels for amp mux outputs */
3246static const char *stac92xx_amp_labels[3] = {
4b33c767 3247 "Front Microphone", "Microphone", "Line In",
89385035
MR
3248};
3249
3250/* create amp out controls mux on capable codecs */
3251static int stac92xx_auto_create_amp_output_ctls(struct hda_codec *codec)
3252{
3253 struct sigmatel_spec *spec = codec->spec;
3254 struct hda_input_mux *amp_mux = &spec->private_amp_mux;
3255 int i, err;
3256
2a9c7816 3257 for (i = 0; i < spec->num_amps; i++) {
89385035
MR
3258 amp_mux->items[amp_mux->num_items].label =
3259 stac92xx_amp_labels[i];
3260 amp_mux->items[amp_mux->num_items].index = i;
3261 amp_mux->num_items++;
3262 }
3263
2a9c7816
MR
3264 if (spec->num_amps > 1) {
3265 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_AMP_MUX,
3266 "Amp Selector Capture Switch", 0);
3267 if (err < 0)
3268 return err;
3269 }
89385035
MR
3270 return stac92xx_add_control(spec, STAC_CTL_WIDGET_AMP_VOL,
3271 "Amp Capture Volume",
3272 HDA_COMPOSE_AMP_VAL(spec->amp_nids[0], 3, 0, HDA_INPUT));
3273}
3274
3275
1cd2224c
MR
3276/* create PC beep volume controls */
3277static int stac92xx_auto_create_beep_ctls(struct hda_codec *codec,
3278 hda_nid_t nid)
3279{
3280 struct sigmatel_spec *spec = codec->spec;
3281 u32 caps = query_amp_caps(codec, nid, HDA_OUTPUT);
3282 int err;
3283
3284 /* check for mute support for the the amp */
3285 if ((caps & AC_AMPCAP_MUTE) >> AC_AMPCAP_MUTE_SHIFT) {
3286 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_MUTE,
3287 "PC Beep Playback Switch",
3288 HDA_COMPOSE_AMP_VAL(nid, 1, 0, HDA_OUTPUT));
3289 if (err < 0)
3290 return err;
3291 }
3292
3293 /* check to see if there is volume support for the amp */
3294 if ((caps & AC_AMPCAP_NUM_STEPS) >> AC_AMPCAP_NUM_STEPS_SHIFT) {
3295 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_VOL,
3296 "PC Beep Playback Volume",
3297 HDA_COMPOSE_AMP_VAL(nid, 1, 0, HDA_OUTPUT));
3298 if (err < 0)
3299 return err;
3300 }
3301 return 0;
3302}
3303
4d4e9bb3
TI
3304#ifdef CONFIG_SND_HDA_INPUT_BEEP
3305#define stac92xx_dig_beep_switch_info snd_ctl_boolean_mono_info
3306
3307static int stac92xx_dig_beep_switch_get(struct snd_kcontrol *kcontrol,
3308 struct snd_ctl_elem_value *ucontrol)
3309{
3310 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
3311 ucontrol->value.integer.value[0] = codec->beep->enabled;
3312 return 0;
3313}
3314
3315static int stac92xx_dig_beep_switch_put(struct snd_kcontrol *kcontrol,
3316 struct snd_ctl_elem_value *ucontrol)
3317{
3318 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
3319 int enabled = !!ucontrol->value.integer.value[0];
3320 if (codec->beep->enabled != enabled) {
3321 codec->beep->enabled = enabled;
3322 return 1;
3323 }
3324 return 0;
3325}
3326
3327static struct snd_kcontrol_new stac92xx_dig_beep_ctrl = {
3328 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
3329 .info = stac92xx_dig_beep_switch_info,
3330 .get = stac92xx_dig_beep_switch_get,
3331 .put = stac92xx_dig_beep_switch_put,
3332};
3333
3334static int stac92xx_beep_switch_ctl(struct hda_codec *codec)
3335{
3336 return stac92xx_add_control_temp(codec->spec, &stac92xx_dig_beep_ctrl,
3337 0, "PC Beep Playback Switch", 0);
3338}
3339#endif
3340
4682eee0
MR
3341static int stac92xx_auto_create_mux_input_ctls(struct hda_codec *codec)
3342{
3343 struct sigmatel_spec *spec = codec->spec;
3344 int wcaps, nid, i, err = 0;
3345
3346 for (i = 0; i < spec->num_muxes; i++) {
3347 nid = spec->mux_nids[i];
3348 wcaps = get_wcaps(codec, nid);
3349
3350 if (wcaps & AC_WCAP_OUT_AMP) {
3351 err = stac92xx_add_control_idx(spec,
3352 STAC_CTL_WIDGET_VOL, i, "Mux Capture Volume",
3353 HDA_COMPOSE_AMP_VAL(nid, 3, 0, HDA_OUTPUT));
3354 if (err < 0)
3355 return err;
3356 }
3357 }
3358 return 0;
3359};
3360
d9737751 3361static const char *stac92xx_spdif_labels[3] = {
65973632 3362 "Digital Playback", "Analog Mux 1", "Analog Mux 2",
d9737751
MR
3363};
3364
3365static int stac92xx_auto_create_spdif_mux_ctls(struct hda_codec *codec)
3366{
3367 struct sigmatel_spec *spec = codec->spec;
3368 struct hda_input_mux *spdif_mux = &spec->private_smux;
65973632 3369 const char **labels = spec->spdif_labels;
d9737751 3370 int i, num_cons;
65973632 3371 hda_nid_t con_lst[HDA_MAX_NUM_INPUTS];
d9737751
MR
3372
3373 num_cons = snd_hda_get_connections(codec,
3374 spec->smux_nids[0],
3375 con_lst,
3376 HDA_MAX_NUM_INPUTS);
65973632 3377 if (!num_cons)
d9737751
MR
3378 return -EINVAL;
3379
65973632
MR
3380 if (!labels)
3381 labels = stac92xx_spdif_labels;
3382
d9737751 3383 for (i = 0; i < num_cons; i++) {
65973632 3384 spdif_mux->items[spdif_mux->num_items].label = labels[i];
d9737751
MR
3385 spdif_mux->items[spdif_mux->num_items].index = i;
3386 spdif_mux->num_items++;
3387 }
3388
3389 return 0;
3390}
3391
8b65727b 3392/* labels for dmic mux inputs */
ddc2cec4 3393static const char *stac92xx_dmic_labels[5] = {
8b65727b
MP
3394 "Analog Inputs", "Digital Mic 1", "Digital Mic 2",
3395 "Digital Mic 3", "Digital Mic 4"
3396};
3397
3398/* create playback/capture controls for input pins on dmic capable codecs */
3399static int stac92xx_auto_create_dmic_input_ctls(struct hda_codec *codec,
3400 const struct auto_pin_cfg *cfg)
3401{
3402 struct sigmatel_spec *spec = codec->spec;
3403 struct hda_input_mux *dimux = &spec->private_dimux;
3404 hda_nid_t con_lst[HDA_MAX_NUM_INPUTS];
0678accd
MR
3405 int err, i, j;
3406 char name[32];
8b65727b
MP
3407
3408 dimux->items[dimux->num_items].label = stac92xx_dmic_labels[0];
3409 dimux->items[dimux->num_items].index = 0;
3410 dimux->num_items++;
3411
3412 for (i = 0; i < spec->num_dmics; i++) {
0678accd 3413 hda_nid_t nid;
8b65727b
MP
3414 int index;
3415 int num_cons;
0678accd 3416 unsigned int wcaps;
8b65727b
MP
3417 unsigned int def_conf;
3418
3419 def_conf = snd_hda_codec_read(codec,
3420 spec->dmic_nids[i],
3421 0,
3422 AC_VERB_GET_CONFIG_DEFAULT,
3423 0);
3424 if (get_defcfg_connect(def_conf) == AC_JACK_PORT_NONE)
3425 continue;
3426
0678accd 3427 nid = spec->dmic_nids[i];
8b65727b 3428 num_cons = snd_hda_get_connections(codec,
e1f0d669 3429 spec->dmux_nids[0],
8b65727b
MP
3430 con_lst,
3431 HDA_MAX_NUM_INPUTS);
3432 for (j = 0; j < num_cons; j++)
0678accd 3433 if (con_lst[j] == nid) {
8b65727b
MP
3434 index = j;
3435 goto found;
3436 }
3437 continue;
3438found:
d0513fc6
MR
3439 wcaps = get_wcaps(codec, nid) &
3440 (AC_WCAP_OUT_AMP | AC_WCAP_IN_AMP);
0678accd 3441
d0513fc6 3442 if (wcaps) {
0678accd
MR
3443 sprintf(name, "%s Capture Volume",
3444 stac92xx_dmic_labels[dimux->num_items]);
3445
3446 err = stac92xx_add_control(spec,
3447 STAC_CTL_WIDGET_VOL,
3448 name,
d0513fc6
MR
3449 HDA_COMPOSE_AMP_VAL(nid, 3, 0,
3450 (wcaps & AC_WCAP_OUT_AMP) ?
3451 HDA_OUTPUT : HDA_INPUT));
0678accd
MR
3452 if (err < 0)
3453 return err;
3454 }
3455
8b65727b
MP
3456 dimux->items[dimux->num_items].label =
3457 stac92xx_dmic_labels[dimux->num_items];
3458 dimux->items[dimux->num_items].index = index;
3459 dimux->num_items++;
3460 }
3461
3462 return 0;
3463}
3464
c7d4b2fa
M
3465/* create playback/capture controls for input pins */
3466static int stac92xx_auto_create_analog_input_ctls(struct hda_codec *codec, const struct auto_pin_cfg *cfg)
3467{
3468 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa
M
3469 struct hda_input_mux *imux = &spec->private_imux;
3470 hda_nid_t con_lst[HDA_MAX_NUM_INPUTS];
3471 int i, j, k;
3472
3473 for (i = 0; i < AUTO_PIN_LAST; i++) {
314634bc
TI
3474 int index;
3475
3476 if (!cfg->input_pins[i])
3477 continue;
3478 index = -1;
3479 for (j = 0; j < spec->num_muxes; j++) {
3480 int num_cons;
3481 num_cons = snd_hda_get_connections(codec,
3482 spec->mux_nids[j],
3483 con_lst,
3484 HDA_MAX_NUM_INPUTS);
3485 for (k = 0; k < num_cons; k++)
3486 if (con_lst[k] == cfg->input_pins[i]) {
3487 index = k;
3488 goto found;
3489 }
c7d4b2fa 3490 }
314634bc
TI
3491 continue;
3492 found:
3493 imux->items[imux->num_items].label = auto_pin_cfg_labels[i];
3494 imux->items[imux->num_items].index = index;
3495 imux->num_items++;
c7d4b2fa
M
3496 }
3497
7b043899 3498 if (imux->num_items) {
62fe78e9
SR
3499 /*
3500 * Set the current input for the muxes.
3501 * The STAC9221 has two input muxes with identical source
3502 * NID lists. Hopefully this won't get confused.
3503 */
3504 for (i = 0; i < spec->num_muxes; i++) {
82beb8fd
TI
3505 snd_hda_codec_write_cache(codec, spec->mux_nids[i], 0,
3506 AC_VERB_SET_CONNECT_SEL,
3507 imux->items[0].index);
62fe78e9
SR
3508 }
3509 }
3510
c7d4b2fa
M
3511 return 0;
3512}
3513
c7d4b2fa
M
3514static void stac92xx_auto_init_multi_out(struct hda_codec *codec)
3515{
3516 struct sigmatel_spec *spec = codec->spec;
3517 int i;
3518
3519 for (i = 0; i < spec->autocfg.line_outs; i++) {
3520 hda_nid_t nid = spec->autocfg.line_out_pins[i];
3521 stac92xx_auto_set_pinctl(codec, nid, AC_PINCTL_OUT_EN);
3522 }
3523}
3524
3525static void stac92xx_auto_init_hp_out(struct hda_codec *codec)
3526{
3527 struct sigmatel_spec *spec = codec->spec;
eb06ed8f 3528 int i;
c7d4b2fa 3529
eb06ed8f
TI
3530 for (i = 0; i < spec->autocfg.hp_outs; i++) {
3531 hda_nid_t pin;
3532 pin = spec->autocfg.hp_pins[i];
3533 if (pin) /* connect to front */
3534 stac92xx_auto_set_pinctl(codec, pin, AC_PINCTL_OUT_EN | AC_PINCTL_HP_EN);
3535 }
3536 for (i = 0; i < spec->autocfg.speaker_outs; i++) {
3537 hda_nid_t pin;
3538 pin = spec->autocfg.speaker_pins[i];
3539 if (pin) /* connect to front */
3540 stac92xx_auto_set_pinctl(codec, pin, AC_PINCTL_OUT_EN);
3541 }
c7d4b2fa
M
3542}
3543
3cc08dc6 3544static int stac92xx_parse_auto_config(struct hda_codec *codec, hda_nid_t dig_out, hda_nid_t dig_in)
c7d4b2fa
M
3545{
3546 struct sigmatel_spec *spec = codec->spec;
3547 int err;
3548
8b65727b
MP
3549 if ((err = snd_hda_parse_pin_def_config(codec,
3550 &spec->autocfg,
3551 spec->dmic_nids)) < 0)
c7d4b2fa 3552 return err;
82bc955f 3553 if (! spec->autocfg.line_outs)
869264c4 3554 return 0; /* can't find valid pin config */
19039bd0 3555
bcecd9bd
JZ
3556 /* If we have no real line-out pin and multiple hp-outs, HPs should
3557 * be set up as multi-channel outputs.
3558 */
3559 if (spec->autocfg.line_out_type == AUTO_PIN_SPEAKER_OUT &&
3560 spec->autocfg.hp_outs > 1) {
3561 /* Copy hp_outs to line_outs, backup line_outs in
3562 * speaker_outs so that the following routines can handle
3563 * HP pins as primary outputs.
3564 */
c21ca4a8 3565 snd_printdd("stac92xx: Enabling multi-HPs workaround\n");
bcecd9bd
JZ
3566 memcpy(spec->autocfg.speaker_pins, spec->autocfg.line_out_pins,
3567 sizeof(spec->autocfg.line_out_pins));
3568 spec->autocfg.speaker_outs = spec->autocfg.line_outs;
3569 memcpy(spec->autocfg.line_out_pins, spec->autocfg.hp_pins,
3570 sizeof(spec->autocfg.hp_pins));
3571 spec->autocfg.line_outs = spec->autocfg.hp_outs;
c21ca4a8
TI
3572 spec->autocfg.line_out_type = AUTO_PIN_HP_OUT;
3573 spec->autocfg.hp_outs = 0;
bcecd9bd 3574 }
09a99959 3575 if (spec->autocfg.mono_out_pin) {
d0513fc6
MR
3576 int dir = get_wcaps(codec, spec->autocfg.mono_out_pin) &
3577 (AC_WCAP_OUT_AMP | AC_WCAP_IN_AMP);
09a99959
MR
3578 u32 caps = query_amp_caps(codec,
3579 spec->autocfg.mono_out_pin, dir);
3580 hda_nid_t conn_list[1];
3581
3582 /* get the mixer node and then the mono mux if it exists */
3583 if (snd_hda_get_connections(codec,
3584 spec->autocfg.mono_out_pin, conn_list, 1) &&
3585 snd_hda_get_connections(codec, conn_list[0],
3586 conn_list, 1)) {
3587
3588 int wcaps = get_wcaps(codec, conn_list[0]);
3589 int wid_type = (wcaps & AC_WCAP_TYPE)
3590 >> AC_WCAP_TYPE_SHIFT;
3591 /* LR swap check, some stac925x have a mux that
3592 * changes the DACs output path instead of the
3593 * mono-mux path.
3594 */
3595 if (wid_type == AC_WID_AUD_SEL &&
3596 !(wcaps & AC_WCAP_LR_SWAP))
3597 spec->mono_nid = conn_list[0];
3598 }
d0513fc6
MR
3599 if (dir) {
3600 hda_nid_t nid = spec->autocfg.mono_out_pin;
3601
3602 /* most mono outs have a least a mute/unmute switch */
3603 dir = (dir & AC_WCAP_OUT_AMP) ? HDA_OUTPUT : HDA_INPUT;
3604 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_MUTE,
3605 "Mono Playback Switch",
3606 HDA_COMPOSE_AMP_VAL(nid, 1, 0, dir));
09a99959
MR
3607 if (err < 0)
3608 return err;
d0513fc6
MR
3609 /* check for volume support for the amp */
3610 if ((caps & AC_AMPCAP_NUM_STEPS)
3611 >> AC_AMPCAP_NUM_STEPS_SHIFT) {
3612 err = stac92xx_add_control(spec,
3613 STAC_CTL_WIDGET_VOL,
3614 "Mono Playback Volume",
3615 HDA_COMPOSE_AMP_VAL(nid, 1, 0, dir));
3616 if (err < 0)
3617 return err;
3618 }
09a99959
MR
3619 }
3620
3621 stac92xx_auto_set_pinctl(codec, spec->autocfg.mono_out_pin,
3622 AC_PINCTL_OUT_EN);
3623 }
bcecd9bd 3624
c21ca4a8
TI
3625 if (!spec->multiout.num_dacs) {
3626 err = stac92xx_auto_fill_dac_nids(codec);
3627 if (err < 0)
19039bd0 3628 return err;
c9280d68
TI
3629 err = stac92xx_auto_create_multi_out_ctls(codec,
3630 &spec->autocfg);
3631 if (err < 0)
3632 return err;
c21ca4a8 3633 }
c7d4b2fa 3634
1cd2224c
MR
3635 /* setup analog beep controls */
3636 if (spec->anabeep_nid > 0) {
3637 err = stac92xx_auto_create_beep_ctls(codec,
3638 spec->anabeep_nid);
3639 if (err < 0)
3640 return err;
3641 }
3642
3643 /* setup digital beep controls and input device */
3644#ifdef CONFIG_SND_HDA_INPUT_BEEP
3645 if (spec->digbeep_nid > 0) {
3646 hda_nid_t nid = spec->digbeep_nid;
4d4e9bb3 3647 unsigned int caps;
1cd2224c
MR
3648
3649 err = stac92xx_auto_create_beep_ctls(codec, nid);
3650 if (err < 0)
3651 return err;
3652 err = snd_hda_attach_beep_device(codec, nid);
3653 if (err < 0)
3654 return err;
4d4e9bb3
TI
3655 /* if no beep switch is available, make its own one */
3656 caps = query_amp_caps(codec, nid, HDA_OUTPUT);
3657 if (codec->beep &&
3658 !((caps & AC_AMPCAP_MUTE) >> AC_AMPCAP_MUTE_SHIFT)) {
3659 err = stac92xx_beep_switch_ctl(codec);
3660 if (err < 0)
3661 return err;
3662 }
1cd2224c
MR
3663 }
3664#endif
3665
0fb87bb4
ML
3666 err = stac92xx_auto_create_hp_ctls(codec, &spec->autocfg);
3667
3668 if (err < 0)
3669 return err;
3670
3671 err = stac92xx_auto_create_analog_input_ctls(codec, &spec->autocfg);
3672
3673 if (err < 0)
c7d4b2fa
M
3674 return err;
3675
b22b4821
MR
3676 if (spec->mono_nid > 0) {
3677 err = stac92xx_auto_create_mono_output_ctls(codec);
3678 if (err < 0)
3679 return err;
3680 }
2a9c7816 3681 if (spec->num_amps > 0) {
89385035
MR
3682 err = stac92xx_auto_create_amp_output_ctls(codec);
3683 if (err < 0)
3684 return err;
3685 }
2a9c7816 3686 if (spec->num_dmics > 0 && !spec->dinput_mux)
8b65727b
MP
3687 if ((err = stac92xx_auto_create_dmic_input_ctls(codec,
3688 &spec->autocfg)) < 0)
3689 return err;
4682eee0
MR
3690 if (spec->num_muxes > 0) {
3691 err = stac92xx_auto_create_mux_input_ctls(codec);
3692 if (err < 0)
3693 return err;
3694 }
d9737751
MR
3695 if (spec->num_smuxes > 0) {
3696 err = stac92xx_auto_create_spdif_mux_ctls(codec);
3697 if (err < 0)
3698 return err;
3699 }
8b65727b 3700
e3c75964
TI
3701 err = stac92xx_add_input_source(spec);
3702 if (err < 0)
3703 return err;
3704
c7d4b2fa 3705 spec->multiout.max_channels = spec->multiout.num_dacs * 2;
403d1944 3706 if (spec->multiout.max_channels > 2)
c7d4b2fa 3707 spec->surr_switch = 1;
c7d4b2fa 3708
0852d7a6 3709 if (spec->autocfg.dig_outs)
3cc08dc6 3710 spec->multiout.dig_out_nid = dig_out;
d0513fc6 3711 if (dig_in && spec->autocfg.dig_in_pin)
3cc08dc6 3712 spec->dig_in_nid = dig_in;
c7d4b2fa 3713
603c4019
TI
3714 if (spec->kctls.list)
3715 spec->mixers[spec->num_mixers++] = spec->kctls.list;
c7d4b2fa
M
3716
3717 spec->input_mux = &spec->private_imux;
f8ccbf65
MR
3718 if (!spec->dinput_mux)
3719 spec->dinput_mux = &spec->private_dimux;
d9737751 3720 spec->sinput_mux = &spec->private_smux;
b22b4821 3721 spec->mono_mux = &spec->private_mono_mux;
89385035 3722 spec->amp_mux = &spec->private_amp_mux;
c7d4b2fa
M
3723 return 1;
3724}
3725
82bc955f
TI
3726/* add playback controls for HP output */
3727static int stac9200_auto_create_hp_ctls(struct hda_codec *codec,
3728 struct auto_pin_cfg *cfg)
3729{
3730 struct sigmatel_spec *spec = codec->spec;
eb06ed8f 3731 hda_nid_t pin = cfg->hp_pins[0];
82bc955f
TI
3732 unsigned int wid_caps;
3733
3734 if (! pin)
3735 return 0;
3736
3737 wid_caps = get_wcaps(codec, pin);
505cb341 3738 if (wid_caps & AC_WCAP_UNSOL_CAP)
82bc955f 3739 spec->hp_detect = 1;
82bc955f
TI
3740
3741 return 0;
3742}
3743
160ea0dc
RF
3744/* add playback controls for LFE output */
3745static int stac9200_auto_create_lfe_ctls(struct hda_codec *codec,
3746 struct auto_pin_cfg *cfg)
3747{
3748 struct sigmatel_spec *spec = codec->spec;
3749 int err;
3750 hda_nid_t lfe_pin = 0x0;
3751 int i;
3752
3753 /*
3754 * search speaker outs and line outs for a mono speaker pin
3755 * with an amp. If one is found, add LFE controls
3756 * for it.
3757 */
3758 for (i = 0; i < spec->autocfg.speaker_outs && lfe_pin == 0x0; i++) {
3759 hda_nid_t pin = spec->autocfg.speaker_pins[i];
64ed0dfd 3760 unsigned int wcaps = get_wcaps(codec, pin);
160ea0dc
RF
3761 wcaps &= (AC_WCAP_STEREO | AC_WCAP_OUT_AMP);
3762 if (wcaps == AC_WCAP_OUT_AMP)
3763 /* found a mono speaker with an amp, must be lfe */
3764 lfe_pin = pin;
3765 }
3766
3767 /* if speaker_outs is 0, then speakers may be in line_outs */
3768 if (lfe_pin == 0 && spec->autocfg.speaker_outs == 0) {
3769 for (i = 0; i < spec->autocfg.line_outs && lfe_pin == 0x0; i++) {
3770 hda_nid_t pin = spec->autocfg.line_out_pins[i];
64ed0dfd 3771 unsigned int defcfg;
8b551785 3772 defcfg = snd_hda_codec_read(codec, pin, 0,
160ea0dc
RF
3773 AC_VERB_GET_CONFIG_DEFAULT,
3774 0x00);
8b551785 3775 if (get_defcfg_device(defcfg) == AC_JACK_SPEAKER) {
64ed0dfd 3776 unsigned int wcaps = get_wcaps(codec, pin);
160ea0dc
RF
3777 wcaps &= (AC_WCAP_STEREO | AC_WCAP_OUT_AMP);
3778 if (wcaps == AC_WCAP_OUT_AMP)
3779 /* found a mono speaker with an amp,
3780 must be lfe */
3781 lfe_pin = pin;
3782 }
3783 }
3784 }
3785
3786 if (lfe_pin) {
7c7767eb 3787 err = create_controls(codec, "LFE", lfe_pin, 1);
160ea0dc
RF
3788 if (err < 0)
3789 return err;
3790 }
3791
3792 return 0;
3793}
3794
c7d4b2fa
M
3795static int stac9200_parse_auto_config(struct hda_codec *codec)
3796{
3797 struct sigmatel_spec *spec = codec->spec;
3798 int err;
3799
df694daa 3800 if ((err = snd_hda_parse_pin_def_config(codec, &spec->autocfg, NULL)) < 0)
c7d4b2fa
M
3801 return err;
3802
3803 if ((err = stac92xx_auto_create_analog_input_ctls(codec, &spec->autocfg)) < 0)
3804 return err;
3805
82bc955f
TI
3806 if ((err = stac9200_auto_create_hp_ctls(codec, &spec->autocfg)) < 0)
3807 return err;
3808
160ea0dc
RF
3809 if ((err = stac9200_auto_create_lfe_ctls(codec, &spec->autocfg)) < 0)
3810 return err;
3811
355a0ec4
TI
3812 if (spec->num_muxes > 0) {
3813 err = stac92xx_auto_create_mux_input_ctls(codec);
3814 if (err < 0)
3815 return err;
3816 }
3817
e3c75964
TI
3818 err = stac92xx_add_input_source(spec);
3819 if (err < 0)
3820 return err;
3821
0852d7a6 3822 if (spec->autocfg.dig_outs)
c7d4b2fa 3823 spec->multiout.dig_out_nid = 0x05;
82bc955f 3824 if (spec->autocfg.dig_in_pin)
c7d4b2fa 3825 spec->dig_in_nid = 0x04;
c7d4b2fa 3826
603c4019
TI
3827 if (spec->kctls.list)
3828 spec->mixers[spec->num_mixers++] = spec->kctls.list;
c7d4b2fa
M
3829
3830 spec->input_mux = &spec->private_imux;
8b65727b 3831 spec->dinput_mux = &spec->private_dimux;
c7d4b2fa
M
3832
3833 return 1;
3834}
3835
62fe78e9
SR
3836/*
3837 * Early 2006 Intel Macintoshes with STAC9220X5 codecs seem to have a
3838 * funky external mute control using GPIO pins.
3839 */
3840
76e1ddfb 3841static void stac_gpio_set(struct hda_codec *codec, unsigned int mask,
4fe5195c 3842 unsigned int dir_mask, unsigned int data)
62fe78e9
SR
3843{
3844 unsigned int gpiostate, gpiomask, gpiodir;
3845
3846 gpiostate = snd_hda_codec_read(codec, codec->afg, 0,
3847 AC_VERB_GET_GPIO_DATA, 0);
4fe5195c 3848 gpiostate = (gpiostate & ~dir_mask) | (data & dir_mask);
62fe78e9
SR
3849
3850 gpiomask = snd_hda_codec_read(codec, codec->afg, 0,
3851 AC_VERB_GET_GPIO_MASK, 0);
76e1ddfb 3852 gpiomask |= mask;
62fe78e9
SR
3853
3854 gpiodir = snd_hda_codec_read(codec, codec->afg, 0,
3855 AC_VERB_GET_GPIO_DIRECTION, 0);
4fe5195c 3856 gpiodir |= dir_mask;
62fe78e9 3857
76e1ddfb 3858 /* Configure GPIOx as CMOS */
62fe78e9
SR
3859 snd_hda_codec_write(codec, codec->afg, 0, 0x7e7, 0);
3860
3861 snd_hda_codec_write(codec, codec->afg, 0,
3862 AC_VERB_SET_GPIO_MASK, gpiomask);
76e1ddfb
TI
3863 snd_hda_codec_read(codec, codec->afg, 0,
3864 AC_VERB_SET_GPIO_DIRECTION, gpiodir); /* sync */
62fe78e9
SR
3865
3866 msleep(1);
3867
76e1ddfb
TI
3868 snd_hda_codec_read(codec, codec->afg, 0,
3869 AC_VERB_SET_GPIO_DATA, gpiostate); /* sync */
62fe78e9
SR
3870}
3871
74aeaabc
MR
3872static int stac92xx_add_jack(struct hda_codec *codec,
3873 hda_nid_t nid, int type)
3874{
e4973e1e 3875#ifdef CONFIG_SND_JACK
74aeaabc
MR
3876 struct sigmatel_spec *spec = codec->spec;
3877 struct sigmatel_jack *jack;
3878 int def_conf = snd_hda_codec_read(codec, nid,
3879 0, AC_VERB_GET_CONFIG_DEFAULT, 0);
3880 int connectivity = get_defcfg_connect(def_conf);
3881 char name[32];
3882
3883 if (connectivity && connectivity != AC_JACK_PORT_FIXED)
3884 return 0;
3885
3886 snd_array_init(&spec->jacks, sizeof(*jack), 32);
3887 jack = snd_array_new(&spec->jacks);
3888 if (!jack)
3889 return -ENOMEM;
3890 jack->nid = nid;
3891 jack->type = type;
3892
3893 sprintf(name, "%s at %s %s Jack",
3894 snd_hda_get_jack_type(def_conf),
3895 snd_hda_get_jack_connectivity(def_conf),
3896 snd_hda_get_jack_location(def_conf));
3897
3898 return snd_jack_new(codec->bus->card, name, type, &jack->jack);
e4973e1e
TI
3899#else
3900 return 0;
3901#endif
74aeaabc
MR
3902}
3903
c6e4c666
TI
3904static int stac_add_event(struct sigmatel_spec *spec, hda_nid_t nid,
3905 unsigned char type, int data)
74aeaabc
MR
3906{
3907 struct sigmatel_event *event;
3908
3909 snd_array_init(&spec->events, sizeof(*event), 32);
3910 event = snd_array_new(&spec->events);
3911 if (!event)
3912 return -ENOMEM;
3913 event->nid = nid;
c6e4c666
TI
3914 event->type = type;
3915 event->tag = spec->events.used;
74aeaabc
MR
3916 event->data = data;
3917
c6e4c666 3918 return event->tag;
74aeaabc
MR
3919}
3920
c6e4c666
TI
3921static struct sigmatel_event *stac_get_event(struct hda_codec *codec,
3922 hda_nid_t nid, unsigned char type)
74aeaabc
MR
3923{
3924 struct sigmatel_spec *spec = codec->spec;
c6e4c666
TI
3925 struct sigmatel_event *event = spec->events.list;
3926 int i;
3927
3928 for (i = 0; i < spec->events.used; i++, event++) {
3929 if (event->nid == nid && event->type == type)
3930 return event;
74aeaabc 3931 }
c6e4c666 3932 return NULL;
74aeaabc
MR
3933}
3934
c6e4c666
TI
3935static struct sigmatel_event *stac_get_event_from_tag(struct hda_codec *codec,
3936 unsigned char tag)
314634bc 3937{
c6e4c666
TI
3938 struct sigmatel_spec *spec = codec->spec;
3939 struct sigmatel_event *event = spec->events.list;
3940 int i;
3941
3942 for (i = 0; i < spec->events.used; i++, event++) {
3943 if (event->tag == tag)
3944 return event;
74aeaabc 3945 }
c6e4c666
TI
3946 return NULL;
3947}
3948
3949static void enable_pin_detect(struct hda_codec *codec, hda_nid_t nid,
3950 unsigned int type)
3951{
3952 struct sigmatel_event *event;
3953 int tag;
3954
3955 if (!(get_wcaps(codec, nid) & AC_WCAP_UNSOL_CAP))
3956 return;
3957 event = stac_get_event(codec, nid, type);
3958 if (event)
3959 tag = event->tag;
3960 else
3961 tag = stac_add_event(codec->spec, nid, type, 0);
3962 if (tag < 0)
3963 return;
3964 snd_hda_codec_write_cache(codec, nid, 0,
3965 AC_VERB_SET_UNSOLICITED_ENABLE,
3966 AC_USRSP_EN | tag);
314634bc
TI
3967}
3968
a64135a2
MR
3969static int is_nid_hp_pin(struct auto_pin_cfg *cfg, hda_nid_t nid)
3970{
3971 int i;
3972 for (i = 0; i < cfg->hp_outs; i++)
3973 if (cfg->hp_pins[i] == nid)
3974 return 1; /* nid is a HP-Out */
3975
3976 return 0; /* nid is not a HP-Out */
3977};
3978
b76c850f
MR
3979static void stac92xx_power_down(struct hda_codec *codec)
3980{
3981 struct sigmatel_spec *spec = codec->spec;
3982
3983 /* power down inactive DACs */
3984 hda_nid_t *dac;
3985 for (dac = spec->dac_list; *dac; dac++)
c21ca4a8 3986 if (!check_all_dac_nids(spec, *dac))
8c2f767b 3987 snd_hda_codec_write(codec, *dac, 0,
b76c850f
MR
3988 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
3989}
3990
f73d3585
TI
3991static void stac_toggle_power_map(struct hda_codec *codec, hda_nid_t nid,
3992 int enable);
3993
c7d4b2fa
M
3994static int stac92xx_init(struct hda_codec *codec)
3995{
3996 struct sigmatel_spec *spec = codec->spec;
82bc955f 3997 struct auto_pin_cfg *cfg = &spec->autocfg;
f73d3585 3998 unsigned int gpio;
e4973e1e 3999 int i;
c7d4b2fa 4000
c7d4b2fa
M
4001 snd_hda_sequence_write(codec, spec->init);
4002
8daaaa97
MR
4003 /* power down adcs initially */
4004 if (spec->powerdown_adcs)
4005 for (i = 0; i < spec->num_adcs; i++)
8c2f767b 4006 snd_hda_codec_write(codec,
8daaaa97
MR
4007 spec->adc_nids[i], 0,
4008 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
f73d3585
TI
4009
4010 /* set up GPIO */
4011 gpio = spec->gpio_data;
4012 /* turn on EAPD statically when spec->eapd_switch isn't set.
4013 * otherwise, unsol event will turn it on/off dynamically
4014 */
4015 if (!spec->eapd_switch)
4016 gpio |= spec->eapd_mask;
4017 stac_gpio_set(codec, spec->gpio_mask, spec->gpio_dir, gpio);
4018
82bc955f
TI
4019 /* set up pins */
4020 if (spec->hp_detect) {
505cb341 4021 /* Enable unsolicited responses on the HP widget */
74aeaabc 4022 for (i = 0; i < cfg->hp_outs; i++) {
74aeaabc 4023 hda_nid_t nid = cfg->hp_pins[i];
c6e4c666 4024 enable_pin_detect(codec, nid, STAC_HP_EVENT);
74aeaabc 4025 }
0a07acaf
TI
4026 /* force to enable the first line-out; the others are set up
4027 * in unsol_event
4028 */
4029 stac92xx_auto_set_pinctl(codec, spec->autocfg.line_out_pins[0],
74aeaabc 4030 AC_PINCTL_OUT_EN);
82bc955f 4031 /* fake event to set up pins */
c6e4c666
TI
4032 stac_issue_unsol_event(codec, spec->autocfg.hp_pins[0],
4033 STAC_HP_EVENT);
82bc955f
TI
4034 } else {
4035 stac92xx_auto_init_multi_out(codec);
4036 stac92xx_auto_init_hp_out(codec);
12dde4c6
TI
4037 for (i = 0; i < cfg->hp_outs; i++)
4038 stac_toggle_power_map(codec, cfg->hp_pins[i], 1);
82bc955f
TI
4039 }
4040 for (i = 0; i < AUTO_PIN_LAST; i++) {
c960a03b
TI
4041 hda_nid_t nid = cfg->input_pins[i];
4042 if (nid) {
12dde4c6 4043 unsigned int pinctl, conf;
4f1e6bc3
TI
4044 if (i == AUTO_PIN_MIC || i == AUTO_PIN_FRONT_MIC) {
4045 /* for mic pins, force to initialize */
4046 pinctl = stac92xx_get_vref(codec, nid);
12dde4c6
TI
4047 pinctl |= AC_PINCTL_IN_EN;
4048 stac92xx_auto_set_pinctl(codec, nid, pinctl);
4f1e6bc3
TI
4049 } else {
4050 pinctl = snd_hda_codec_read(codec, nid, 0,
4051 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
4052 /* if PINCTL already set then skip */
12dde4c6
TI
4053 if (!(pinctl & AC_PINCTL_IN_EN)) {
4054 pinctl |= AC_PINCTL_IN_EN;
4055 stac92xx_auto_set_pinctl(codec, nid,
4056 pinctl);
4057 }
4058 }
4059 conf = snd_hda_codec_read(codec, nid, 0,
4060 AC_VERB_GET_CONFIG_DEFAULT, 0);
4061 if (get_defcfg_connect(conf) != AC_JACK_PORT_FIXED) {
4062 enable_pin_detect(codec, nid,
4063 STAC_INSERT_EVENT);
4064 stac_issue_unsol_event(codec, nid,
4065 STAC_INSERT_EVENT);
4f1e6bc3 4066 }
c960a03b 4067 }
82bc955f 4068 }
a64135a2
MR
4069 for (i = 0; i < spec->num_dmics; i++)
4070 stac92xx_auto_set_pinctl(codec, spec->dmic_nids[i],
4071 AC_PINCTL_IN_EN);
0852d7a6
TI
4072 if (cfg->dig_out_pins[0])
4073 stac92xx_auto_set_pinctl(codec, cfg->dig_out_pins[0],
f73d3585
TI
4074 AC_PINCTL_OUT_EN);
4075 if (cfg->dig_in_pin)
4076 stac92xx_auto_set_pinctl(codec, cfg->dig_in_pin,
4077 AC_PINCTL_IN_EN);
a64135a2 4078 for (i = 0; i < spec->num_pwrs; i++) {
f73d3585
TI
4079 hda_nid_t nid = spec->pwr_nids[i];
4080 int pinctl, def_conf;
f73d3585 4081
eb632128
TI
4082 /* power on when no jack detection is available */
4083 if (!spec->hp_detect) {
4084 stac_toggle_power_map(codec, nid, 1);
4085 continue;
4086 }
4087
4088 if (is_nid_hp_pin(cfg, nid))
f73d3585
TI
4089 continue; /* already has an unsol event */
4090
4091 pinctl = snd_hda_codec_read(codec, nid, 0,
4092 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
a64135a2
MR
4093 /* outputs are only ports capable of power management
4094 * any attempts on powering down a input port cause the
4095 * referenced VREF to act quirky.
4096 */
eb632128
TI
4097 if (pinctl & AC_PINCTL_IN_EN) {
4098 stac_toggle_power_map(codec, nid, 1);
a64135a2 4099 continue;
eb632128 4100 }
f73d3585
TI
4101 def_conf = snd_hda_codec_read(codec, nid, 0,
4102 AC_VERB_GET_CONFIG_DEFAULT, 0);
4103 def_conf = get_defcfg_connect(def_conf);
aafc4412
MR
4104 /* skip any ports that don't have jacks since presence
4105 * detection is useless */
f73d3585
TI
4106 if (def_conf != AC_JACK_PORT_COMPLEX) {
4107 if (def_conf != AC_JACK_PORT_NONE)
4108 stac_toggle_power_map(codec, nid, 1);
bce6c2b5 4109 continue;
f73d3585 4110 }
12dde4c6
TI
4111 if (!stac_get_event(codec, nid, STAC_INSERT_EVENT)) {
4112 enable_pin_detect(codec, nid, STAC_PWR_EVENT);
4113 stac_issue_unsol_event(codec, nid, STAC_PWR_EVENT);
4114 }
a64135a2 4115 }
b76c850f
MR
4116 if (spec->dac_list)
4117 stac92xx_power_down(codec);
c7d4b2fa
M
4118 return 0;
4119}
4120
74aeaabc
MR
4121static void stac92xx_free_jacks(struct hda_codec *codec)
4122{
e4973e1e 4123#ifdef CONFIG_SND_JACK
b94d3539 4124 /* free jack instances manually when clearing/reconfiguring */
74aeaabc 4125 struct sigmatel_spec *spec = codec->spec;
b94d3539 4126 if (!codec->bus->shutdown && spec->jacks.list) {
74aeaabc
MR
4127 struct sigmatel_jack *jacks = spec->jacks.list;
4128 int i;
4129 for (i = 0; i < spec->jacks.used; i++)
4130 snd_device_free(codec->bus->card, &jacks[i].jack);
4131 }
4132 snd_array_free(&spec->jacks);
e4973e1e 4133#endif
74aeaabc
MR
4134}
4135
603c4019
TI
4136static void stac92xx_free_kctls(struct hda_codec *codec)
4137{
4138 struct sigmatel_spec *spec = codec->spec;
4139
4140 if (spec->kctls.list) {
4141 struct snd_kcontrol_new *kctl = spec->kctls.list;
4142 int i;
4143 for (i = 0; i < spec->kctls.used; i++)
4144 kfree(kctl[i].name);
4145 }
4146 snd_array_free(&spec->kctls);
4147}
4148
2f2f4251
M
4149static void stac92xx_free(struct hda_codec *codec)
4150{
c7d4b2fa 4151 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa
M
4152
4153 if (! spec)
4154 return;
4155
af9f341a 4156 kfree(spec->pin_configs);
74aeaabc
MR
4157 stac92xx_free_jacks(codec);
4158 snd_array_free(&spec->events);
11b44bbd 4159
c7d4b2fa 4160 kfree(spec);
1cd2224c 4161 snd_hda_detach_beep_device(codec);
2f2f4251
M
4162}
4163
4e55096e
M
4164static void stac92xx_set_pinctl(struct hda_codec *codec, hda_nid_t nid,
4165 unsigned int flag)
4166{
8ce84198
TI
4167 unsigned int old_ctl, pin_ctl;
4168
4169 pin_ctl = snd_hda_codec_read(codec, nid,
4e55096e 4170 0, AC_VERB_GET_PIN_WIDGET_CONTROL, 0x00);
7b043899 4171
f9acba43
TI
4172 if (pin_ctl & AC_PINCTL_IN_EN) {
4173 /*
4174 * we need to check the current set-up direction of
4175 * shared input pins since they can be switched via
4176 * "xxx as Output" mixer switch
4177 */
4178 struct sigmatel_spec *spec = codec->spec;
c21ca4a8 4179 if (nid == spec->line_switch || nid == spec->mic_switch)
f9acba43
TI
4180 return;
4181 }
4182
8ce84198 4183 old_ctl = pin_ctl;
7b043899
SL
4184 /* if setting pin direction bits, clear the current
4185 direction bits first */
4186 if (flag & (AC_PINCTL_IN_EN | AC_PINCTL_OUT_EN))
4187 pin_ctl &= ~(AC_PINCTL_IN_EN | AC_PINCTL_OUT_EN);
4188
8ce84198
TI
4189 pin_ctl |= flag;
4190 if (old_ctl != pin_ctl)
4191 snd_hda_codec_write_cache(codec, nid, 0,
4192 AC_VERB_SET_PIN_WIDGET_CONTROL,
4193 pin_ctl);
4e55096e
M
4194}
4195
4196static void stac92xx_reset_pinctl(struct hda_codec *codec, hda_nid_t nid,
4197 unsigned int flag)
4198{
4199 unsigned int pin_ctl = snd_hda_codec_read(codec, nid,
4200 0, AC_VERB_GET_PIN_WIDGET_CONTROL, 0x00);
8ce84198
TI
4201 if (pin_ctl & flag)
4202 snd_hda_codec_write_cache(codec, nid, 0,
4203 AC_VERB_SET_PIN_WIDGET_CONTROL,
4204 pin_ctl & ~flag);
4e55096e
M
4205}
4206
e6e3ea25 4207static int get_pin_presence(struct hda_codec *codec, hda_nid_t nid)
314634bc
TI
4208{
4209 if (!nid)
4210 return 0;
4211 if (snd_hda_codec_read(codec, nid, 0, AC_VERB_GET_PIN_SENSE, 0x00)
e6e3ea25
TI
4212 & (1 << 31))
4213 return 1;
314634bc
TI
4214 return 0;
4215}
4216
d7a89436
TI
4217/* return non-zero if the hp-pin of the given array index isn't
4218 * a jack-detection target
4219 */
4220static int no_hp_sensing(struct sigmatel_spec *spec, int i)
4221{
4222 struct auto_pin_cfg *cfg = &spec->autocfg;
4223
4224 /* ignore sensing of shared line and mic jacks */
c21ca4a8 4225 if (cfg->hp_pins[i] == spec->line_switch)
d7a89436 4226 return 1;
c21ca4a8 4227 if (cfg->hp_pins[i] == spec->mic_switch)
d7a89436
TI
4228 return 1;
4229 /* ignore if the pin is set as line-out */
4230 if (cfg->hp_pins[i] == spec->hp_switch)
4231 return 1;
4232 return 0;
4233}
4234
c6e4c666 4235static void stac92xx_hp_detect(struct hda_codec *codec)
4e55096e
M
4236{
4237 struct sigmatel_spec *spec = codec->spec;
4238 struct auto_pin_cfg *cfg = &spec->autocfg;
4239 int i, presence;
4240
eb06ed8f 4241 presence = 0;
4fe5195c
MR
4242 if (spec->gpio_mute)
4243 presence = !(snd_hda_codec_read(codec, codec->afg, 0,
4244 AC_VERB_GET_GPIO_DATA, 0) & spec->gpio_mute);
4245
eb06ed8f 4246 for (i = 0; i < cfg->hp_outs; i++) {
314634bc
TI
4247 if (presence)
4248 break;
d7a89436
TI
4249 if (no_hp_sensing(spec, i))
4250 continue;
e6e3ea25
TI
4251 presence = get_pin_presence(codec, cfg->hp_pins[i]);
4252 if (presence) {
4253 unsigned int pinctl;
4254 pinctl = snd_hda_codec_read(codec, cfg->hp_pins[i], 0,
4255 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
4256 if (pinctl & AC_PINCTL_IN_EN)
4257 presence = 0; /* mic- or line-input */
4258 }
eb06ed8f 4259 }
4e55096e
M
4260
4261 if (presence) {
d7a89436 4262 /* disable lineouts */
7c2ba97b 4263 if (spec->hp_switch)
d7a89436
TI
4264 stac92xx_reset_pinctl(codec, spec->hp_switch,
4265 AC_PINCTL_OUT_EN);
4e55096e
M
4266 for (i = 0; i < cfg->line_outs; i++)
4267 stac92xx_reset_pinctl(codec, cfg->line_out_pins[i],
4268 AC_PINCTL_OUT_EN);
eb06ed8f
TI
4269 for (i = 0; i < cfg->speaker_outs; i++)
4270 stac92xx_reset_pinctl(codec, cfg->speaker_pins[i],
4271 AC_PINCTL_OUT_EN);
c0cea0d0 4272 if (spec->eapd_mask && spec->eapd_switch)
0fc9dec4
MR
4273 stac_gpio_set(codec, spec->gpio_mask,
4274 spec->gpio_dir, spec->gpio_data &
4275 ~spec->eapd_mask);
4e55096e 4276 } else {
d7a89436 4277 /* enable lineouts */
7c2ba97b 4278 if (spec->hp_switch)
d7a89436
TI
4279 stac92xx_set_pinctl(codec, spec->hp_switch,
4280 AC_PINCTL_OUT_EN);
4e55096e
M
4281 for (i = 0; i < cfg->line_outs; i++)
4282 stac92xx_set_pinctl(codec, cfg->line_out_pins[i],
4283 AC_PINCTL_OUT_EN);
eb06ed8f
TI
4284 for (i = 0; i < cfg->speaker_outs; i++)
4285 stac92xx_set_pinctl(codec, cfg->speaker_pins[i],
4286 AC_PINCTL_OUT_EN);
c0cea0d0 4287 if (spec->eapd_mask && spec->eapd_switch)
0fc9dec4
MR
4288 stac_gpio_set(codec, spec->gpio_mask,
4289 spec->gpio_dir, spec->gpio_data |
4290 spec->eapd_mask);
4e55096e 4291 }
d7a89436
TI
4292 /* toggle hp outs */
4293 for (i = 0; i < cfg->hp_outs; i++) {
4294 unsigned int val = AC_PINCTL_OUT_EN | AC_PINCTL_HP_EN;
4295 if (no_hp_sensing(spec, i))
4296 continue;
4297 if (presence)
4298 stac92xx_set_pinctl(codec, cfg->hp_pins[i], val);
8317e0b0
TI
4299#if 0 /* FIXME */
4300/* Resetting the pinctl like below may lead to (a sort of) regressions
4301 * on some devices since they use the HP pin actually for line/speaker
4302 * outs although the default pin config shows a different pin (that is
4303 * wrong and useless).
4304 *
4305 * So, it's basically a problem of default pin configs, likely a BIOS issue.
4306 * But, disabling the code below just works around it, and I'm too tired of
4307 * bug reports with such devices...
4308 */
d7a89436
TI
4309 else
4310 stac92xx_reset_pinctl(codec, cfg->hp_pins[i], val);
8317e0b0 4311#endif /* FIXME */
d7a89436 4312 }
4e55096e
M
4313}
4314
f73d3585
TI
4315static void stac_toggle_power_map(struct hda_codec *codec, hda_nid_t nid,
4316 int enable)
a64135a2
MR
4317{
4318 struct sigmatel_spec *spec = codec->spec;
f73d3585
TI
4319 unsigned int idx, val;
4320
4321 for (idx = 0; idx < spec->num_pwrs; idx++) {
4322 if (spec->pwr_nids[idx] == nid)
4323 break;
4324 }
4325 if (idx >= spec->num_pwrs)
4326 return;
d0513fc6
MR
4327
4328 /* several codecs have two power down bits */
4329 if (spec->pwr_mapping)
4330 idx = spec->pwr_mapping[idx];
4331 else
4332 idx = 1 << idx;
a64135a2 4333
f73d3585
TI
4334 val = snd_hda_codec_read(codec, codec->afg, 0, 0x0fec, 0x0) & 0xff;
4335 if (enable)
a64135a2
MR
4336 val &= ~idx;
4337 else
4338 val |= idx;
4339
4340 /* power down unused output ports */
4341 snd_hda_codec_write(codec, codec->afg, 0, 0x7ec, val);
74aeaabc
MR
4342}
4343
f73d3585
TI
4344static void stac92xx_pin_sense(struct hda_codec *codec, hda_nid_t nid)
4345{
e6e3ea25 4346 stac_toggle_power_map(codec, nid, get_pin_presence(codec, nid));
f73d3585 4347}
a64135a2 4348
74aeaabc
MR
4349static void stac92xx_report_jack(struct hda_codec *codec, hda_nid_t nid)
4350{
4351 struct sigmatel_spec *spec = codec->spec;
4352 struct sigmatel_jack *jacks = spec->jacks.list;
4353
4354 if (jacks) {
4355 int i;
4356 for (i = 0; i < spec->jacks.used; i++) {
4357 if (jacks->nid == nid) {
4358 unsigned int pin_ctl =
4359 snd_hda_codec_read(codec, nid,
4360 0, AC_VERB_GET_PIN_WIDGET_CONTROL,
4361 0x00);
4362 int type = jacks->type;
4363 if (type == (SND_JACK_LINEOUT
4364 | SND_JACK_HEADPHONE))
4365 type = (pin_ctl & AC_PINCTL_HP_EN)
4366 ? SND_JACK_HEADPHONE : SND_JACK_LINEOUT;
4367 snd_jack_report(jacks->jack,
e6e3ea25 4368 get_pin_presence(codec, nid)
74aeaabc
MR
4369 ? type : 0);
4370 }
4371 jacks++;
4372 }
4373 }
4374}
a64135a2 4375
c6e4c666
TI
4376static void stac_issue_unsol_event(struct hda_codec *codec, hda_nid_t nid,
4377 unsigned char type)
4378{
4379 struct sigmatel_event *event = stac_get_event(codec, nid, type);
4380 if (!event)
4381 return;
4382 codec->patch_ops.unsol_event(codec, (unsigned)event->tag << 26);
4383}
4384
314634bc
TI
4385static void stac92xx_unsol_event(struct hda_codec *codec, unsigned int res)
4386{
a64135a2 4387 struct sigmatel_spec *spec = codec->spec;
c6e4c666
TI
4388 struct sigmatel_event *event;
4389 int tag, data;
a64135a2 4390
c6e4c666
TI
4391 tag = (res >> 26) & 0x7f;
4392 event = stac_get_event_from_tag(codec, tag);
4393 if (!event)
4394 return;
4395
4396 switch (event->type) {
314634bc 4397 case STAC_HP_EVENT:
c6e4c666 4398 stac92xx_hp_detect(codec);
a64135a2 4399 /* fallthru */
74aeaabc 4400 case STAC_INSERT_EVENT:
a64135a2 4401 case STAC_PWR_EVENT:
c6e4c666
TI
4402 if (spec->num_pwrs > 0)
4403 stac92xx_pin_sense(codec, event->nid);
4404 stac92xx_report_jack(codec, event->nid);
72474be6 4405 break;
c6e4c666
TI
4406 case STAC_VREF_EVENT:
4407 data = snd_hda_codec_read(codec, codec->afg, 0,
4408 AC_VERB_GET_GPIO_DATA, 0);
72474be6
MR
4409 /* toggle VREF state based on GPIOx status */
4410 snd_hda_codec_write(codec, codec->afg, 0, 0x7e0,
c6e4c666 4411 !!(data & (1 << event->data)));
72474be6 4412 break;
314634bc
TI
4413 }
4414}
4415
2d34e1b3
TI
4416#ifdef CONFIG_PROC_FS
4417static void stac92hd_proc_hook(struct snd_info_buffer *buffer,
4418 struct hda_codec *codec, hda_nid_t nid)
4419{
4420 if (nid == codec->afg)
4421 snd_iprintf(buffer, "Power-Map: 0x%02x\n",
4422 snd_hda_codec_read(codec, nid, 0, 0x0fec, 0x0));
4423}
4424
4425static void analog_loop_proc_hook(struct snd_info_buffer *buffer,
4426 struct hda_codec *codec,
4427 unsigned int verb)
4428{
4429 snd_iprintf(buffer, "Analog Loopback: 0x%02x\n",
4430 snd_hda_codec_read(codec, codec->afg, 0, verb, 0));
4431}
4432
4433/* stac92hd71bxx, stac92hd73xx */
4434static void stac92hd7x_proc_hook(struct snd_info_buffer *buffer,
4435 struct hda_codec *codec, hda_nid_t nid)
4436{
4437 stac92hd_proc_hook(buffer, codec, nid);
4438 if (nid == codec->afg)
4439 analog_loop_proc_hook(buffer, codec, 0xfa0);
4440}
4441
4442static void stac9205_proc_hook(struct snd_info_buffer *buffer,
4443 struct hda_codec *codec, hda_nid_t nid)
4444{
4445 if (nid == codec->afg)
4446 analog_loop_proc_hook(buffer, codec, 0xfe0);
4447}
4448
4449static void stac927x_proc_hook(struct snd_info_buffer *buffer,
4450 struct hda_codec *codec, hda_nid_t nid)
4451{
4452 if (nid == codec->afg)
4453 analog_loop_proc_hook(buffer, codec, 0xfeb);
4454}
4455#else
4456#define stac92hd_proc_hook NULL
4457#define stac92hd7x_proc_hook NULL
4458#define stac9205_proc_hook NULL
4459#define stac927x_proc_hook NULL
4460#endif
4461
cb53c626 4462#ifdef SND_HDA_NEEDS_RESUME
ff6fdc37
M
4463static int stac92xx_resume(struct hda_codec *codec)
4464{
dc81bed1
TI
4465 struct sigmatel_spec *spec = codec->spec;
4466
11b44bbd 4467 stac92xx_set_config_regs(codec);
2c885878 4468 stac92xx_init(codec);
82beb8fd
TI
4469 snd_hda_codec_resume_amp(codec);
4470 snd_hda_codec_resume_cache(codec);
2c885878 4471 /* fake event to set up pins again to override cached values */
dc81bed1 4472 if (spec->hp_detect)
c6e4c666
TI
4473 stac_issue_unsol_event(codec, spec->autocfg.hp_pins[0],
4474 STAC_HP_EVENT);
ff6fdc37
M
4475 return 0;
4476}
c6798d2b
MR
4477
4478static int stac92xx_suspend(struct hda_codec *codec, pm_message_t state)
4479{
4480 struct sigmatel_spec *spec = codec->spec;
4481 if (spec->eapd_mask)
4482 stac_gpio_set(codec, spec->gpio_mask,
4483 spec->gpio_dir, spec->gpio_data &
4484 ~spec->eapd_mask);
4485 return 0;
4486}
ff6fdc37
M
4487#endif
4488
2f2f4251
M
4489static struct hda_codec_ops stac92xx_patch_ops = {
4490 .build_controls = stac92xx_build_controls,
4491 .build_pcms = stac92xx_build_pcms,
4492 .init = stac92xx_init,
4493 .free = stac92xx_free,
4e55096e 4494 .unsol_event = stac92xx_unsol_event,
cb53c626 4495#ifdef SND_HDA_NEEDS_RESUME
c6798d2b 4496 .suspend = stac92xx_suspend,
ff6fdc37
M
4497 .resume = stac92xx_resume,
4498#endif
2f2f4251
M
4499};
4500
4501static int patch_stac9200(struct hda_codec *codec)
4502{
4503 struct sigmatel_spec *spec;
c7d4b2fa 4504 int err;
2f2f4251 4505
e560d8d8 4506 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2f2f4251
M
4507 if (spec == NULL)
4508 return -ENOMEM;
4509
4510 codec->spec = spec;
a4eed138 4511 spec->num_pins = ARRAY_SIZE(stac9200_pin_nids);
11b44bbd 4512 spec->pin_nids = stac9200_pin_nids;
f5fcc13c
TI
4513 spec->board_config = snd_hda_check_board_config(codec, STAC_9200_MODELS,
4514 stac9200_models,
4515 stac9200_cfg_tbl);
11b44bbd
RF
4516 if (spec->board_config < 0) {
4517 snd_printdd(KERN_INFO "hda_codec: Unknown model for STAC9200, using BIOS defaults\n");
4518 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI
4519 } else
4520 err = stac_save_pin_cfgs(codec,
4521 stac9200_brd_tbl[spec->board_config]);
4522 if (err < 0) {
4523 stac92xx_free(codec);
4524 return err;
403d1944 4525 }
2f2f4251
M
4526
4527 spec->multiout.max_channels = 2;
4528 spec->multiout.num_dacs = 1;
4529 spec->multiout.dac_nids = stac9200_dac_nids;
4530 spec->adc_nids = stac9200_adc_nids;
4531 spec->mux_nids = stac9200_mux_nids;
dabbed6f 4532 spec->num_muxes = 1;
8b65727b 4533 spec->num_dmics = 0;
9e05b7a3 4534 spec->num_adcs = 1;
a64135a2 4535 spec->num_pwrs = 0;
c7d4b2fa 4536
58eec423
MCC
4537 if (spec->board_config == STAC_9200_M4 ||
4538 spec->board_config == STAC_9200_M4_2 ||
bf277785 4539 spec->board_config == STAC_9200_OQO)
1194b5b7
TI
4540 spec->init = stac9200_eapd_init;
4541 else
4542 spec->init = stac9200_core_init;
2f2f4251 4543 spec->mixer = stac9200_mixer;
c7d4b2fa 4544
117f257d
TI
4545 if (spec->board_config == STAC_9200_PANASONIC) {
4546 spec->gpio_mask = spec->gpio_dir = 0x09;
4547 spec->gpio_data = 0x00;
4548 }
4549
c7d4b2fa
M
4550 err = stac9200_parse_auto_config(codec);
4551 if (err < 0) {
4552 stac92xx_free(codec);
4553 return err;
4554 }
2f2f4251 4555
2acc9dcb
TI
4556 /* CF-74 has no headphone detection, and the driver should *NOT*
4557 * do detection and HP/speaker toggle because the hardware does it.
4558 */
4559 if (spec->board_config == STAC_9200_PANASONIC)
4560 spec->hp_detect = 0;
4561
2f2f4251
M
4562 codec->patch_ops = stac92xx_patch_ops;
4563
4564 return 0;
4565}
4566
8e21c34c
TD
4567static int patch_stac925x(struct hda_codec *codec)
4568{
4569 struct sigmatel_spec *spec;
4570 int err;
4571
4572 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
4573 if (spec == NULL)
4574 return -ENOMEM;
4575
4576 codec->spec = spec;
a4eed138 4577 spec->num_pins = ARRAY_SIZE(stac925x_pin_nids);
8e21c34c 4578 spec->pin_nids = stac925x_pin_nids;
9cb36c2a
MCC
4579
4580 /* Check first for codec ID */
4581 spec->board_config = snd_hda_check_board_codec_sid_config(codec,
4582 STAC_925x_MODELS,
4583 stac925x_models,
4584 stac925x_codec_id_cfg_tbl);
4585
4586 /* Now checks for PCI ID, if codec ID is not found */
4587 if (spec->board_config < 0)
4588 spec->board_config = snd_hda_check_board_config(codec,
4589 STAC_925x_MODELS,
8e21c34c
TD
4590 stac925x_models,
4591 stac925x_cfg_tbl);
9e507abd 4592 again:
8e21c34c 4593 if (spec->board_config < 0) {
9cb36c2a 4594 snd_printdd(KERN_INFO "hda_codec: Unknown model for STAC925x,"
2c11f955 4595 "using BIOS defaults\n");
8e21c34c 4596 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI
4597 } else
4598 err = stac_save_pin_cfgs(codec,
4599 stac925x_brd_tbl[spec->board_config]);
4600 if (err < 0) {
4601 stac92xx_free(codec);
4602 return err;
8e21c34c
TD
4603 }
4604
4605 spec->multiout.max_channels = 2;
4606 spec->multiout.num_dacs = 1;
4607 spec->multiout.dac_nids = stac925x_dac_nids;
4608 spec->adc_nids = stac925x_adc_nids;
4609 spec->mux_nids = stac925x_mux_nids;
4610 spec->num_muxes = 1;
9e05b7a3 4611 spec->num_adcs = 1;
a64135a2 4612 spec->num_pwrs = 0;
2c11f955
TD
4613 switch (codec->vendor_id) {
4614 case 0x83847632: /* STAC9202 */
4615 case 0x83847633: /* STAC9202D */
4616 case 0x83847636: /* STAC9251 */
4617 case 0x83847637: /* STAC9251D */
f6e9852a 4618 spec->num_dmics = STAC925X_NUM_DMICS;
2c11f955 4619 spec->dmic_nids = stac925x_dmic_nids;
1697055e
TI
4620 spec->num_dmuxes = ARRAY_SIZE(stac925x_dmux_nids);
4621 spec->dmux_nids = stac925x_dmux_nids;
2c11f955
TD
4622 break;
4623 default:
4624 spec->num_dmics = 0;
4625 break;
4626 }
8e21c34c
TD
4627
4628 spec->init = stac925x_core_init;
4629 spec->mixer = stac925x_mixer;
4630
4631 err = stac92xx_parse_auto_config(codec, 0x8, 0x7);
9e507abd
TI
4632 if (!err) {
4633 if (spec->board_config < 0) {
4634 printk(KERN_WARNING "hda_codec: No auto-config is "
4635 "available, default to model=ref\n");
4636 spec->board_config = STAC_925x_REF;
4637 goto again;
4638 }
4639 err = -EINVAL;
4640 }
8e21c34c
TD
4641 if (err < 0) {
4642 stac92xx_free(codec);
4643 return err;
4644 }
4645
4646 codec->patch_ops = stac92xx_patch_ops;
4647
4648 return 0;
4649}
4650
e1f0d669
MR
4651static struct hda_input_mux stac92hd73xx_dmux = {
4652 .num_items = 4,
4653 .items = {
4654 { "Analog Inputs", 0x0b },
e1f0d669
MR
4655 { "Digital Mic 1", 0x09 },
4656 { "Digital Mic 2", 0x0a },
2a9c7816 4657 { "CD", 0x08 },
e1f0d669
MR
4658 }
4659};
4660
4661static int patch_stac92hd73xx(struct hda_codec *codec)
4662{
4663 struct sigmatel_spec *spec;
4664 hda_nid_t conn[STAC92HD73_DAC_COUNT + 2];
4665 int err = 0;
c21ca4a8 4666 int num_dacs;
e1f0d669
MR
4667
4668 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
4669 if (spec == NULL)
4670 return -ENOMEM;
4671
4672 codec->spec = spec;
e99d32b3 4673 codec->slave_dig_outs = stac92hd73xx_slave_dig_outs;
e1f0d669
MR
4674 spec->num_pins = ARRAY_SIZE(stac92hd73xx_pin_nids);
4675 spec->pin_nids = stac92hd73xx_pin_nids;
4676 spec->board_config = snd_hda_check_board_config(codec,
4677 STAC_92HD73XX_MODELS,
4678 stac92hd73xx_models,
4679 stac92hd73xx_cfg_tbl);
4680again:
4681 if (spec->board_config < 0) {
4682 snd_printdd(KERN_INFO "hda_codec: Unknown model for"
4683 " STAC92HD73XX, using BIOS defaults\n");
4684 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI
4685 } else
4686 err = stac_save_pin_cfgs(codec,
4687 stac92hd73xx_brd_tbl[spec->board_config]);
4688 if (err < 0) {
4689 stac92xx_free(codec);
4690 return err;
e1f0d669
MR
4691 }
4692
c21ca4a8 4693 num_dacs = snd_hda_get_connections(codec, 0x0a,
e1f0d669
MR
4694 conn, STAC92HD73_DAC_COUNT + 2) - 1;
4695
c21ca4a8 4696 if (num_dacs < 3 || num_dacs > 5) {
e1f0d669
MR
4697 printk(KERN_WARNING "hda_codec: Could not determine "
4698 "number of channels defaulting to DAC count\n");
c21ca4a8 4699 num_dacs = STAC92HD73_DAC_COUNT;
e1f0d669 4700 }
c21ca4a8 4701 switch (num_dacs) {
e1f0d669
MR
4702 case 0x3: /* 6 Channel */
4703 spec->mixer = stac92hd73xx_6ch_mixer;
4704 spec->init = stac92hd73xx_6ch_core_init;
4705 break;
4706 case 0x4: /* 8 Channel */
e1f0d669
MR
4707 spec->mixer = stac92hd73xx_8ch_mixer;
4708 spec->init = stac92hd73xx_8ch_core_init;
4709 break;
4710 case 0x5: /* 10 Channel */
e1f0d669
MR
4711 spec->mixer = stac92hd73xx_10ch_mixer;
4712 spec->init = stac92hd73xx_10ch_core_init;
c21ca4a8
TI
4713 }
4714 spec->multiout.dac_nids = spec->dac_nids;
e1f0d669 4715
e1f0d669
MR
4716 spec->aloopback_mask = 0x01;
4717 spec->aloopback_shift = 8;
4718
1cd2224c 4719 spec->digbeep_nid = 0x1c;
e1f0d669
MR
4720 spec->mux_nids = stac92hd73xx_mux_nids;
4721 spec->adc_nids = stac92hd73xx_adc_nids;
4722 spec->dmic_nids = stac92hd73xx_dmic_nids;
4723 spec->dmux_nids = stac92hd73xx_dmux_nids;
d9737751 4724 spec->smux_nids = stac92hd73xx_smux_nids;
89385035 4725 spec->amp_nids = stac92hd73xx_amp_nids;
2a9c7816 4726 spec->num_amps = ARRAY_SIZE(stac92hd73xx_amp_nids);
e1f0d669
MR
4727
4728 spec->num_muxes = ARRAY_SIZE(stac92hd73xx_mux_nids);
4729 spec->num_adcs = ARRAY_SIZE(stac92hd73xx_adc_nids);
1697055e 4730 spec->num_dmuxes = ARRAY_SIZE(stac92hd73xx_dmux_nids);
2a9c7816
MR
4731 memcpy(&spec->private_dimux, &stac92hd73xx_dmux,
4732 sizeof(stac92hd73xx_dmux));
4733
a7662640 4734 switch (spec->board_config) {
6b3ab21e 4735 case STAC_DELL_EQ:
d654a660 4736 spec->init = dell_eq_core_init;
6b3ab21e 4737 /* fallthru */
661cd8fb
TI
4738 case STAC_DELL_M6_AMIC:
4739 case STAC_DELL_M6_DMIC:
4740 case STAC_DELL_M6_BOTH:
2a9c7816 4741 spec->num_smuxes = 0;
2a9c7816
MR
4742 spec->mixer = &stac92hd73xx_6ch_mixer[DELL_M6_MIXER];
4743 spec->amp_nids = &stac92hd73xx_amp_nids[DELL_M6_AMP];
c0cea0d0 4744 spec->eapd_switch = 0;
2a9c7816 4745 spec->num_amps = 1;
6b3ab21e 4746
c21ca4a8 4747 if (spec->board_config != STAC_DELL_EQ)
6b3ab21e 4748 spec->init = dell_m6_core_init;
661cd8fb
TI
4749 switch (spec->board_config) {
4750 case STAC_DELL_M6_AMIC: /* Analog Mics */
a7662640
MR
4751 stac92xx_set_config_reg(codec, 0x0b, 0x90A70170);
4752 spec->num_dmics = 0;
2a9c7816 4753 spec->private_dimux.num_items = 1;
a7662640 4754 break;
661cd8fb 4755 case STAC_DELL_M6_DMIC: /* Digital Mics */
a7662640
MR
4756 stac92xx_set_config_reg(codec, 0x13, 0x90A60160);
4757 spec->num_dmics = 1;
2a9c7816 4758 spec->private_dimux.num_items = 2;
a7662640 4759 break;
661cd8fb 4760 case STAC_DELL_M6_BOTH: /* Both */
a7662640
MR
4761 stac92xx_set_config_reg(codec, 0x0b, 0x90A70170);
4762 stac92xx_set_config_reg(codec, 0x13, 0x90A60160);
4763 spec->num_dmics = 1;
2a9c7816 4764 spec->private_dimux.num_items = 2;
a7662640
MR
4765 break;
4766 }
4767 break;
4768 default:
4769 spec->num_dmics = STAC92HD73XX_NUM_DMICS;
2a9c7816 4770 spec->num_smuxes = ARRAY_SIZE(stac92hd73xx_smux_nids);
c0cea0d0 4771 spec->eapd_switch = 1;
a7662640 4772 }
b2c4f4d7
MR
4773 if (spec->board_config > STAC_92HD73XX_REF) {
4774 /* GPIO0 High = Enable EAPD */
4775 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x1;
4776 spec->gpio_data = 0x01;
4777 }
2a9c7816 4778 spec->dinput_mux = &spec->private_dimux;
a7662640 4779
a64135a2
MR
4780 spec->num_pwrs = ARRAY_SIZE(stac92hd73xx_pwr_nids);
4781 spec->pwr_nids = stac92hd73xx_pwr_nids;
4782
d9737751 4783 err = stac92xx_parse_auto_config(codec, 0x25, 0x27);
e1f0d669
MR
4784
4785 if (!err) {
4786 if (spec->board_config < 0) {
4787 printk(KERN_WARNING "hda_codec: No auto-config is "
4788 "available, default to model=ref\n");
4789 spec->board_config = STAC_92HD73XX_REF;
4790 goto again;
4791 }
4792 err = -EINVAL;
4793 }
4794
4795 if (err < 0) {
4796 stac92xx_free(codec);
4797 return err;
4798 }
4799
9e43f0de
TI
4800 if (spec->board_config == STAC_92HD73XX_NO_JD)
4801 spec->hp_detect = 0;
4802
e1f0d669
MR
4803 codec->patch_ops = stac92xx_patch_ops;
4804
2d34e1b3
TI
4805 codec->proc_widget_hook = stac92hd7x_proc_hook;
4806
e1f0d669
MR
4807 return 0;
4808}
4809
d0513fc6
MR
4810static struct hda_input_mux stac92hd83xxx_dmux = {
4811 .num_items = 3,
4812 .items = {
4813 { "Analog Inputs", 0x03 },
4814 { "Digital Mic 1", 0x04 },
4815 { "Digital Mic 2", 0x05 },
4816 }
4817};
4818
4819static int patch_stac92hd83xxx(struct hda_codec *codec)
4820{
4821 struct sigmatel_spec *spec;
65557f35 4822 hda_nid_t conn[STAC92HD83_DAC_COUNT + 1];
d0513fc6 4823 int err;
65557f35 4824 int num_dacs;
d0513fc6
MR
4825
4826 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
4827 if (spec == NULL)
4828 return -ENOMEM;
4829
4830 codec->spec = spec;
0ffa9807 4831 codec->slave_dig_outs = stac92hd83xxx_slave_dig_outs;
d0513fc6
MR
4832 spec->mono_nid = 0x19;
4833 spec->digbeep_nid = 0x21;
4834 spec->dmic_nids = stac92hd83xxx_dmic_nids;
4835 spec->dmux_nids = stac92hd83xxx_dmux_nids;
4836 spec->adc_nids = stac92hd83xxx_adc_nids;
4837 spec->pwr_nids = stac92hd83xxx_pwr_nids;
c15c5060 4838 spec->amp_nids = stac92hd83xxx_amp_nids;
d0513fc6
MR
4839 spec->pwr_mapping = stac92hd83xxx_pwr_mapping;
4840 spec->num_pwrs = ARRAY_SIZE(stac92hd83xxx_pwr_nids);
c21ca4a8 4841 spec->multiout.dac_nids = spec->dac_nids;
d0513fc6 4842
65557f35
MR
4843
4844 /* set port 0xe to select the last DAC
4845 */
4846 num_dacs = snd_hda_get_connections(codec, 0x0e,
4847 conn, STAC92HD83_DAC_COUNT + 1) - 1;
4848
4849 snd_hda_codec_write_cache(codec, 0xe, 0,
4850 AC_VERB_SET_CONNECT_SEL, num_dacs);
4851
d0513fc6 4852 spec->init = stac92hd83xxx_core_init;
d0513fc6
MR
4853 spec->mixer = stac92hd83xxx_mixer;
4854 spec->num_pins = ARRAY_SIZE(stac92hd83xxx_pin_nids);
4855 spec->num_dmuxes = ARRAY_SIZE(stac92hd83xxx_dmux_nids);
4856 spec->num_adcs = ARRAY_SIZE(stac92hd83xxx_adc_nids);
c15c5060 4857 spec->num_amps = ARRAY_SIZE(stac92hd83xxx_amp_nids);
d0513fc6
MR
4858 spec->num_dmics = STAC92HD83XXX_NUM_DMICS;
4859 spec->dinput_mux = &stac92hd83xxx_dmux;
4860 spec->pin_nids = stac92hd83xxx_pin_nids;
4861 spec->board_config = snd_hda_check_board_config(codec,
4862 STAC_92HD83XXX_MODELS,
4863 stac92hd83xxx_models,
4864 stac92hd83xxx_cfg_tbl);
4865again:
4866 if (spec->board_config < 0) {
4867 snd_printdd(KERN_INFO "hda_codec: Unknown model for"
4868 " STAC92HD83XXX, using BIOS defaults\n");
4869 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI
4870 } else
4871 err = stac_save_pin_cfgs(codec,
4872 stac92hd83xxx_brd_tbl[spec->board_config]);
4873 if (err < 0) {
4874 stac92xx_free(codec);
4875 return err;
d0513fc6
MR
4876 }
4877
32ed3f46
MR
4878 switch (codec->vendor_id) {
4879 case 0x111d7604:
4880 case 0x111d7605:
4881 if (spec->board_config == STAC_92HD83XXX_PWR_REF)
4882 break;
4883 spec->num_pwrs = 0;
4884 break;
4885 }
4886
d0513fc6
MR
4887 err = stac92xx_parse_auto_config(codec, 0x1d, 0);
4888 if (!err) {
4889 if (spec->board_config < 0) {
4890 printk(KERN_WARNING "hda_codec: No auto-config is "
4891 "available, default to model=ref\n");
4892 spec->board_config = STAC_92HD83XXX_REF;
4893 goto again;
4894 }
4895 err = -EINVAL;
4896 }
4897
4898 if (err < 0) {
4899 stac92xx_free(codec);
4900 return err;
4901 }
4902
4903 codec->patch_ops = stac92xx_patch_ops;
4904
2d34e1b3
TI
4905 codec->proc_widget_hook = stac92hd_proc_hook;
4906
d0513fc6
MR
4907 return 0;
4908}
4909
6df703ae
HRK
4910static struct hda_input_mux stac92hd71bxx_dmux_nomixer = {
4911 .num_items = 3,
4912 .items = {
4913 { "Analog Inputs", 0x00 },
4914 { "Digital Mic 1", 0x02 },
4915 { "Digital Mic 2", 0x03 },
4916 }
4917};
4918
4919static struct hda_input_mux stac92hd71bxx_dmux_amixer = {
4b33c767
MR
4920 .num_items = 4,
4921 .items = {
4922 { "Analog Inputs", 0x00 },
4923 { "Mixer", 0x01 },
4924 { "Digital Mic 1", 0x02 },
4925 { "Digital Mic 2", 0x03 },
4926 }
4927};
4928
6df703ae
HRK
4929static int stac92hd71bxx_connected_ports(struct hda_codec *codec,
4930 hda_nid_t *nids, int num_nids)
4931{
4932 struct sigmatel_spec *spec = codec->spec;
4933 int idx, num;
4934 unsigned int def_conf;
4935
4936 for (num = 0; num < num_nids; num++) {
4937 for (idx = 0; idx < spec->num_pins; idx++)
4938 if (spec->pin_nids[idx] == nids[num])
4939 break;
4940 if (idx >= spec->num_pins)
4941 break;
4942 def_conf = get_defcfg_connect(spec->pin_configs[idx]);
4943 if (def_conf == AC_JACK_PORT_NONE)
4944 break;
4945 }
4946 return num;
4947}
4948
4949static int stac92hd71bxx_connected_smuxes(struct hda_codec *codec,
4950 hda_nid_t dig0pin)
4951{
4952 struct sigmatel_spec *spec = codec->spec;
4953 int idx;
4954
4955 for (idx = 0; idx < spec->num_pins; idx++)
4956 if (spec->pin_nids[idx] == dig0pin)
4957 break;
4958 if ((idx + 2) >= spec->num_pins)
4959 return 0;
4960
4961 /* dig1pin case */
4962 if (get_defcfg_connect(spec->pin_configs[idx+1]) != AC_JACK_PORT_NONE)
4963 return 2;
4964
4965 /* dig0pin + dig2pin case */
4966 if (get_defcfg_connect(spec->pin_configs[idx+2]) != AC_JACK_PORT_NONE)
4967 return 2;
4968 if (get_defcfg_connect(spec->pin_configs[idx]) != AC_JACK_PORT_NONE)
4969 return 1;
4970 else
4971 return 0;
4972}
4973
e035b841
MR
4974static int patch_stac92hd71bxx(struct hda_codec *codec)
4975{
4976 struct sigmatel_spec *spec;
ca8d33fc 4977 struct hda_verb *unmute_init = stac92hd71bxx_unmute_core_init;
e035b841 4978 int err = 0;
6df703ae 4979 unsigned int ndmic_nids = 0;
e035b841
MR
4980
4981 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
4982 if (spec == NULL)
4983 return -ENOMEM;
4984
4985 codec->spec = spec;
8daaaa97 4986 codec->patch_ops = stac92xx_patch_ops;
616f89e7
HRK
4987 spec->num_pins = STAC92HD71BXX_NUM_PINS;
4988 switch (codec->vendor_id) {
4989 case 0x111d76b6:
4990 case 0x111d76b7:
4991 spec->pin_nids = stac92hd71bxx_pin_nids_4port;
4992 break;
4993 case 0x111d7603:
4994 case 0x111d7608:
4995 /* On 92HD75Bx 0x27 isn't a pin nid */
4996 spec->num_pins--;
4997 /* fallthrough */
4998 default:
4999 spec->pin_nids = stac92hd71bxx_pin_nids_6port;
5000 }
aafc4412 5001 spec->num_pwrs = ARRAY_SIZE(stac92hd71bxx_pwr_nids);
e035b841
MR
5002 spec->board_config = snd_hda_check_board_config(codec,
5003 STAC_92HD71BXX_MODELS,
5004 stac92hd71bxx_models,
5005 stac92hd71bxx_cfg_tbl);
5006again:
5007 if (spec->board_config < 0) {
5008 snd_printdd(KERN_INFO "hda_codec: Unknown model for"
5009 " STAC92HD71BXX, using BIOS defaults\n");
5010 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI
5011 } else
5012 err = stac_save_pin_cfgs(codec,
5013 stac92hd71bxx_brd_tbl[spec->board_config]);
5014 if (err < 0) {
5015 stac92xx_free(codec);
5016 return err;
e035b841
MR
5017 }
5018
41c3b648
TI
5019 if (spec->board_config > STAC_92HD71BXX_REF) {
5020 /* GPIO0 = EAPD */
5021 spec->gpio_mask = 0x01;
5022 spec->gpio_dir = 0x01;
5023 spec->gpio_data = 0x01;
5024 }
5025
6df703ae
HRK
5026 spec->dmic_nids = stac92hd71bxx_dmic_nids;
5027 spec->dmux_nids = stac92hd71bxx_dmux_nids;
5028
541eee87
MR
5029 switch (codec->vendor_id) {
5030 case 0x111d76b6: /* 4 Port without Analog Mixer */
5031 case 0x111d76b7:
23c7b521
HRK
5032 unmute_init++;
5033 /* fallthru */
541eee87
MR
5034 case 0x111d76b4: /* 6 Port without Analog Mixer */
5035 case 0x111d76b5:
6df703ae
HRK
5036 memcpy(&spec->private_dimux, &stac92hd71bxx_dmux_nomixer,
5037 sizeof(stac92hd71bxx_dmux_nomixer));
541eee87
MR
5038 spec->mixer = stac92hd71bxx_mixer;
5039 spec->init = stac92hd71bxx_core_init;
0ffa9807 5040 codec->slave_dig_outs = stac92hd71bxx_slave_dig_outs;
6df703ae
HRK
5041 spec->num_dmics = stac92hd71bxx_connected_ports(codec,
5042 stac92hd71bxx_dmic_nids,
5043 STAC92HD71BXX_NUM_DMICS);
5044 if (spec->num_dmics) {
5045 spec->num_dmuxes = ARRAY_SIZE(stac92hd71bxx_dmux_nids);
5046 spec->dinput_mux = &spec->private_dimux;
5047 ndmic_nids = ARRAY_SIZE(stac92hd71bxx_dmic_nids) - 1;
5048 }
541eee87 5049 break;
aafc4412 5050 case 0x111d7608: /* 5 Port with Analog Mixer */
6df703ae
HRK
5051 memcpy(&spec->private_dimux, &stac92hd71bxx_dmux_amixer,
5052 sizeof(stac92hd71bxx_dmux_amixer));
5053 spec->private_dimux.num_items--;
8e5f262b
TI
5054 switch (spec->board_config) {
5055 case STAC_HP_M4:
72474be6 5056 /* Enable VREF power saving on GPIO1 detect */
c6e4c666
TI
5057 err = stac_add_event(spec, codec->afg,
5058 STAC_VREF_EVENT, 0x02);
5059 if (err < 0)
5060 return err;
c5d08bb5 5061 snd_hda_codec_write_cache(codec, codec->afg, 0,
72474be6
MR
5062 AC_VERB_SET_GPIO_UNSOLICITED_RSP_MASK, 0x02);
5063 snd_hda_codec_write_cache(codec, codec->afg, 0,
74aeaabc 5064 AC_VERB_SET_UNSOLICITED_ENABLE,
c6e4c666 5065 AC_USRSP_EN | err);
72474be6
MR
5066 spec->gpio_mask |= 0x02;
5067 break;
5068 }
8daaaa97 5069 if ((codec->revision_id & 0xf) == 0 ||
8c2f767b 5070 (codec->revision_id & 0xf) == 1)
8daaaa97 5071 spec->stream_delay = 40; /* 40 milliseconds */
8daaaa97 5072
aafc4412
MR
5073 /* no output amps */
5074 spec->num_pwrs = 0;
5075 spec->mixer = stac92hd71bxx_analog_mixer;
4b33c767 5076 spec->dinput_mux = &spec->private_dimux;
aafc4412
MR
5077
5078 /* disable VSW */
5079 spec->init = &stac92hd71bxx_analog_core_init[HD_DISABLE_PORTF];
ca8d33fc 5080 unmute_init++;
616f89e7
HRK
5081 stac_change_pin_config(codec, 0x0f, 0x40f000f0);
5082 stac_change_pin_config(codec, 0x19, 0x40f000f3);
6df703ae
HRK
5083 stac92hd71bxx_dmic_nids[STAC92HD71BXX_NUM_DMICS - 1] = 0;
5084 spec->num_dmics = stac92hd71bxx_connected_ports(codec,
5085 stac92hd71bxx_dmic_nids,
5086 STAC92HD71BXX_NUM_DMICS - 1);
5087 spec->num_dmuxes = ARRAY_SIZE(stac92hd71bxx_dmux_nids);
5088 ndmic_nids = ARRAY_SIZE(stac92hd71bxx_dmic_nids) - 2;
aafc4412
MR
5089 break;
5090 case 0x111d7603: /* 6 Port with Analog Mixer */
8c2f767b 5091 if ((codec->revision_id & 0xf) == 1)
8daaaa97 5092 spec->stream_delay = 40; /* 40 milliseconds */
8daaaa97 5093
aafc4412
MR
5094 /* no output amps */
5095 spec->num_pwrs = 0;
5096 /* fallthru */
541eee87 5097 default:
6df703ae
HRK
5098 memcpy(&spec->private_dimux, &stac92hd71bxx_dmux_amixer,
5099 sizeof(stac92hd71bxx_dmux_amixer));
4b33c767 5100 spec->dinput_mux = &spec->private_dimux;
541eee87
MR
5101 spec->mixer = stac92hd71bxx_analog_mixer;
5102 spec->init = stac92hd71bxx_analog_core_init;
0ffa9807 5103 codec->slave_dig_outs = stac92hd71bxx_slave_dig_outs;
6df703ae
HRK
5104 spec->num_dmics = stac92hd71bxx_connected_ports(codec,
5105 stac92hd71bxx_dmic_nids,
5106 STAC92HD71BXX_NUM_DMICS);
5107 spec->num_dmuxes = ARRAY_SIZE(stac92hd71bxx_dmux_nids);
5108 ndmic_nids = ARRAY_SIZE(stac92hd71bxx_dmic_nids) - 1;
541eee87
MR
5109 }
5110
ca8d33fc
MR
5111 if (get_wcaps(codec, 0xa) & AC_WCAP_IN_AMP)
5112 snd_hda_sequence_write_cache(codec, unmute_init);
5113
4b33c767 5114 spec->aloopback_mask = 0x50;
541eee87
MR
5115 spec->aloopback_shift = 0;
5116
8daaaa97 5117 spec->powerdown_adcs = 1;
1cd2224c 5118 spec->digbeep_nid = 0x26;
e035b841
MR
5119 spec->mux_nids = stac92hd71bxx_mux_nids;
5120 spec->adc_nids = stac92hd71bxx_adc_nids;
d9737751 5121 spec->smux_nids = stac92hd71bxx_smux_nids;
aafc4412 5122 spec->pwr_nids = stac92hd71bxx_pwr_nids;
e035b841
MR
5123
5124 spec->num_muxes = ARRAY_SIZE(stac92hd71bxx_mux_nids);
5125 spec->num_adcs = ARRAY_SIZE(stac92hd71bxx_adc_nids);
6df703ae 5126 spec->num_smuxes = stac92hd71bxx_connected_smuxes(codec, 0x1e);
e035b841 5127
6a14f585
MR
5128 switch (spec->board_config) {
5129 case STAC_HP_M4:
6a14f585 5130 /* enable internal microphone */
af9f341a 5131 stac_change_pin_config(codec, 0x0e, 0x01813040);
b9aea715
MR
5132 stac92xx_auto_set_pinctl(codec, 0x0e,
5133 AC_PINCTL_IN_EN | AC_PINCTL_VREF_80);
3a7abfd2
MR
5134 /* fallthru */
5135 case STAC_DELL_M4_2:
5136 spec->num_dmics = 0;
5137 spec->num_smuxes = 0;
5138 spec->num_dmuxes = 0;
5139 break;
5140 case STAC_DELL_M4_1:
5141 case STAC_DELL_M4_3:
5142 spec->num_dmics = 1;
5143 spec->num_smuxes = 0;
5144 spec->num_dmuxes = 0;
6a14f585 5145 break;
6a14f585
MR
5146 };
5147
c21ca4a8 5148 spec->multiout.dac_nids = spec->dac_nids;
4b33c767 5149 if (spec->dinput_mux)
6df703ae 5150 spec->private_dimux.num_items += spec->num_dmics - ndmic_nids;
e035b841 5151
29d4ab4d 5152 err = stac92xx_parse_auto_config(codec, 0x21, 0);
e035b841
MR
5153 if (!err) {
5154 if (spec->board_config < 0) {
5155 printk(KERN_WARNING "hda_codec: No auto-config is "
5156 "available, default to model=ref\n");
5157 spec->board_config = STAC_92HD71BXX_REF;
5158 goto again;
5159 }
5160 err = -EINVAL;
5161 }
5162
5163 if (err < 0) {
5164 stac92xx_free(codec);
5165 return err;
5166 }
5167
2d34e1b3
TI
5168 codec->proc_widget_hook = stac92hd7x_proc_hook;
5169
e035b841
MR
5170 return 0;
5171};
5172
2f2f4251
M
5173static int patch_stac922x(struct hda_codec *codec)
5174{
5175 struct sigmatel_spec *spec;
c7d4b2fa 5176 int err;
2f2f4251 5177
e560d8d8 5178 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2f2f4251
M
5179 if (spec == NULL)
5180 return -ENOMEM;
5181
5182 codec->spec = spec;
a4eed138 5183 spec->num_pins = ARRAY_SIZE(stac922x_pin_nids);
11b44bbd 5184 spec->pin_nids = stac922x_pin_nids;
f5fcc13c
TI
5185 spec->board_config = snd_hda_check_board_config(codec, STAC_922X_MODELS,
5186 stac922x_models,
5187 stac922x_cfg_tbl);
536319af 5188 if (spec->board_config == STAC_INTEL_MAC_AUTO) {
4fe5195c
MR
5189 spec->gpio_mask = spec->gpio_dir = 0x03;
5190 spec->gpio_data = 0x03;
3fc24d85
TI
5191 /* Intel Macs have all same PCI SSID, so we need to check
5192 * codec SSID to distinguish the exact models
5193 */
6f0778d8 5194 printk(KERN_INFO "hda_codec: STAC922x, Apple subsys_id=%x\n", codec->subsystem_id);
3fc24d85 5195 switch (codec->subsystem_id) {
5d5d3bc3
IZ
5196
5197 case 0x106b0800:
5198 spec->board_config = STAC_INTEL_MAC_V1;
c45e20eb 5199 break;
5d5d3bc3
IZ
5200 case 0x106b0600:
5201 case 0x106b0700:
5202 spec->board_config = STAC_INTEL_MAC_V2;
6f0778d8 5203 break;
5d5d3bc3
IZ
5204 case 0x106b0e00:
5205 case 0x106b0f00:
5206 case 0x106b1600:
5207 case 0x106b1700:
5208 case 0x106b0200:
5209 case 0x106b1e00:
5210 spec->board_config = STAC_INTEL_MAC_V3;
3fc24d85 5211 break;
5d5d3bc3
IZ
5212 case 0x106b1a00:
5213 case 0x00000100:
5214 spec->board_config = STAC_INTEL_MAC_V4;
f16928fb 5215 break;
5d5d3bc3
IZ
5216 case 0x106b0a00:
5217 case 0x106b2200:
5218 spec->board_config = STAC_INTEL_MAC_V5;
0dae0f83 5219 break;
536319af
NB
5220 default:
5221 spec->board_config = STAC_INTEL_MAC_V3;
5222 break;
3fc24d85
TI
5223 }
5224 }
5225
9e507abd 5226 again:
11b44bbd
RF
5227 if (spec->board_config < 0) {
5228 snd_printdd(KERN_INFO "hda_codec: Unknown model for STAC922x, "
5229 "using BIOS defaults\n");
5230 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI
5231 } else
5232 err = stac_save_pin_cfgs(codec,
5233 stac922x_brd_tbl[spec->board_config]);
5234 if (err < 0) {
5235 stac92xx_free(codec);
5236 return err;
403d1944 5237 }
2f2f4251 5238
c7d4b2fa
M
5239 spec->adc_nids = stac922x_adc_nids;
5240 spec->mux_nids = stac922x_mux_nids;
2549413e 5241 spec->num_muxes = ARRAY_SIZE(stac922x_mux_nids);
9e05b7a3 5242 spec->num_adcs = ARRAY_SIZE(stac922x_adc_nids);
8b65727b 5243 spec->num_dmics = 0;
a64135a2 5244 spec->num_pwrs = 0;
c7d4b2fa
M
5245
5246 spec->init = stac922x_core_init;
2f2f4251 5247 spec->mixer = stac922x_mixer;
c7d4b2fa
M
5248
5249 spec->multiout.dac_nids = spec->dac_nids;
19039bd0 5250
3cc08dc6 5251 err = stac92xx_parse_auto_config(codec, 0x08, 0x09);
9e507abd
TI
5252 if (!err) {
5253 if (spec->board_config < 0) {
5254 printk(KERN_WARNING "hda_codec: No auto-config is "
5255 "available, default to model=ref\n");
5256 spec->board_config = STAC_D945_REF;
5257 goto again;
5258 }
5259 err = -EINVAL;
5260 }
3cc08dc6
MP
5261 if (err < 0) {
5262 stac92xx_free(codec);
5263 return err;
5264 }
5265
5266 codec->patch_ops = stac92xx_patch_ops;
5267
807a4636
TI
5268 /* Fix Mux capture level; max to 2 */
5269 snd_hda_override_amp_caps(codec, 0x12, HDA_OUTPUT,
5270 (0 << AC_AMPCAP_OFFSET_SHIFT) |
5271 (2 << AC_AMPCAP_NUM_STEPS_SHIFT) |
5272 (0x27 << AC_AMPCAP_STEP_SIZE_SHIFT) |
5273 (0 << AC_AMPCAP_MUTE_SHIFT));
5274
3cc08dc6
MP
5275 return 0;
5276}
5277
5278static int patch_stac927x(struct hda_codec *codec)
5279{
5280 struct sigmatel_spec *spec;
5281 int err;
5282
5283 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5284 if (spec == NULL)
5285 return -ENOMEM;
5286
5287 codec->spec = spec;
45c1d85b 5288 codec->slave_dig_outs = stac927x_slave_dig_outs;
a4eed138 5289 spec->num_pins = ARRAY_SIZE(stac927x_pin_nids);
11b44bbd 5290 spec->pin_nids = stac927x_pin_nids;
f5fcc13c
TI
5291 spec->board_config = snd_hda_check_board_config(codec, STAC_927X_MODELS,
5292 stac927x_models,
5293 stac927x_cfg_tbl);
9e507abd 5294 again:
c98041f7
HRK
5295 if (spec->board_config < 0) {
5296 snd_printdd(KERN_INFO "hda_codec: Unknown model for"
5297 "STAC927x, using BIOS defaults\n");
11b44bbd 5298 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI
5299 } else
5300 err = stac_save_pin_cfgs(codec,
5301 stac927x_brd_tbl[spec->board_config]);
5302 if (err < 0) {
5303 stac92xx_free(codec);
5304 return err;
3cc08dc6
MP
5305 }
5306
1cd2224c 5307 spec->digbeep_nid = 0x23;
8e9068b1
MR
5308 spec->adc_nids = stac927x_adc_nids;
5309 spec->num_adcs = ARRAY_SIZE(stac927x_adc_nids);
5310 spec->mux_nids = stac927x_mux_nids;
5311 spec->num_muxes = ARRAY_SIZE(stac927x_mux_nids);
d9737751
MR
5312 spec->smux_nids = stac927x_smux_nids;
5313 spec->num_smuxes = ARRAY_SIZE(stac927x_smux_nids);
65973632 5314 spec->spdif_labels = stac927x_spdif_labels;
b76c850f 5315 spec->dac_list = stac927x_dac_nids;
8e9068b1
MR
5316 spec->multiout.dac_nids = spec->dac_nids;
5317
81d3dbde 5318 switch (spec->board_config) {
93ed1503 5319 case STAC_D965_3ST:
93ed1503 5320 case STAC_D965_5ST:
8e9068b1 5321 /* GPIO0 High = Enable EAPD */
0fc9dec4 5322 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x01;
4fe5195c 5323 spec->gpio_data = 0x01;
8e9068b1
MR
5324 spec->num_dmics = 0;
5325
93ed1503 5326 spec->init = d965_core_init;
9e05b7a3 5327 spec->mixer = stac927x_mixer;
81d3dbde 5328 break;
8e9068b1 5329 case STAC_DELL_BIOS:
780c8be4
MR
5330 switch (codec->subsystem_id) {
5331 case 0x10280209:
5332 case 0x1028022e:
5333 /* correct the device field to SPDIF out */
af9f341a 5334 stac_change_pin_config(codec, 0x21, 0x01442070);
780c8be4
MR
5335 break;
5336 };
03d7ca17 5337 /* configure the analog microphone on some laptops */
af9f341a 5338 stac_change_pin_config(codec, 0x0c, 0x90a79130);
2f32d909 5339 /* correct the front output jack as a hp out */
af9f341a 5340 stac_change_pin_config(codec, 0x0f, 0x0227011f);
c481fca3 5341 /* correct the front input jack as a mic */
af9f341a 5342 stac_change_pin_config(codec, 0x0e, 0x02a79130);
c481fca3 5343 /* fallthru */
8e9068b1
MR
5344 case STAC_DELL_3ST:
5345 /* GPIO2 High = Enable EAPD */
0fc9dec4 5346 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x04;
4fe5195c 5347 spec->gpio_data = 0x04;
7f16859a
MR
5348 spec->dmic_nids = stac927x_dmic_nids;
5349 spec->num_dmics = STAC927X_NUM_DMICS;
f1f208d0 5350
8e9068b1
MR
5351 spec->init = d965_core_init;
5352 spec->mixer = stac927x_mixer;
5353 spec->dmux_nids = stac927x_dmux_nids;
1697055e 5354 spec->num_dmuxes = ARRAY_SIZE(stac927x_dmux_nids);
7f16859a
MR
5355 break;
5356 default:
b2c4f4d7
MR
5357 if (spec->board_config > STAC_D965_REF) {
5358 /* GPIO0 High = Enable EAPD */
5359 spec->eapd_mask = spec->gpio_mask = 0x01;
5360 spec->gpio_dir = spec->gpio_data = 0x01;
5361 }
8e9068b1
MR
5362 spec->num_dmics = 0;
5363
5364 spec->init = stac927x_core_init;
5365 spec->mixer = stac927x_mixer;
7f16859a
MR
5366 }
5367
a64135a2 5368 spec->num_pwrs = 0;
e1f0d669
MR
5369 spec->aloopback_mask = 0x40;
5370 spec->aloopback_shift = 0;
c0cea0d0 5371 spec->eapd_switch = 1;
8e9068b1 5372
3cc08dc6 5373 err = stac92xx_parse_auto_config(codec, 0x1e, 0x20);
9e507abd
TI
5374 if (!err) {
5375 if (spec->board_config < 0) {
5376 printk(KERN_WARNING "hda_codec: No auto-config is "
5377 "available, default to model=ref\n");
5378 spec->board_config = STAC_D965_REF;
5379 goto again;
5380 }
5381 err = -EINVAL;
5382 }
c7d4b2fa
M
5383 if (err < 0) {
5384 stac92xx_free(codec);
5385 return err;
5386 }
2f2f4251
M
5387
5388 codec->patch_ops = stac92xx_patch_ops;
5389
2d34e1b3
TI
5390 codec->proc_widget_hook = stac927x_proc_hook;
5391
52987656
TI
5392 /*
5393 * !!FIXME!!
5394 * The STAC927x seem to require fairly long delays for certain
5395 * command sequences. With too short delays (even if the answer
5396 * is set to RIRB properly), it results in the silence output
5397 * on some hardwares like Dell.
5398 *
5399 * The below flag enables the longer delay (see get_response
5400 * in hda_intel.c).
5401 */
5402 codec->bus->needs_damn_long_delay = 1;
5403
e28d8322
TI
5404 /* no jack detecion for ref-no-jd model */
5405 if (spec->board_config == STAC_D965_REF_NO_JD)
5406 spec->hp_detect = 0;
5407
2f2f4251
M
5408 return 0;
5409}
5410
f3302a59
MP
5411static int patch_stac9205(struct hda_codec *codec)
5412{
5413 struct sigmatel_spec *spec;
8259980e 5414 int err;
f3302a59
MP
5415
5416 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5417 if (spec == NULL)
5418 return -ENOMEM;
5419
5420 codec->spec = spec;
a4eed138 5421 spec->num_pins = ARRAY_SIZE(stac9205_pin_nids);
11b44bbd 5422 spec->pin_nids = stac9205_pin_nids;
f5fcc13c
TI
5423 spec->board_config = snd_hda_check_board_config(codec, STAC_9205_MODELS,
5424 stac9205_models,
5425 stac9205_cfg_tbl);
9e507abd 5426 again:
11b44bbd
RF
5427 if (spec->board_config < 0) {
5428 snd_printdd(KERN_INFO "hda_codec: Unknown model for STAC9205, using BIOS defaults\n");
5429 err = stac92xx_save_bios_config_regs(codec);
af9f341a
TI
5430 } else
5431 err = stac_save_pin_cfgs(codec,
5432 stac9205_brd_tbl[spec->board_config]);
5433 if (err < 0) {
5434 stac92xx_free(codec);
5435 return err;
f3302a59
MP
5436 }
5437
1cd2224c 5438 spec->digbeep_nid = 0x23;
f3302a59 5439 spec->adc_nids = stac9205_adc_nids;
9e05b7a3 5440 spec->num_adcs = ARRAY_SIZE(stac9205_adc_nids);
f3302a59 5441 spec->mux_nids = stac9205_mux_nids;
2549413e 5442 spec->num_muxes = ARRAY_SIZE(stac9205_mux_nids);
d9737751
MR
5443 spec->smux_nids = stac9205_smux_nids;
5444 spec->num_smuxes = ARRAY_SIZE(stac9205_smux_nids);
8b65727b 5445 spec->dmic_nids = stac9205_dmic_nids;
f6e9852a 5446 spec->num_dmics = STAC9205_NUM_DMICS;
e1f0d669 5447 spec->dmux_nids = stac9205_dmux_nids;
1697055e 5448 spec->num_dmuxes = ARRAY_SIZE(stac9205_dmux_nids);
a64135a2 5449 spec->num_pwrs = 0;
f3302a59
MP
5450
5451 spec->init = stac9205_core_init;
5452 spec->mixer = stac9205_mixer;
5453
e1f0d669
MR
5454 spec->aloopback_mask = 0x40;
5455 spec->aloopback_shift = 0;
d9a4268e
TI
5456 /* Turn on/off EAPD per HP plugging */
5457 if (spec->board_config != STAC_9205_EAPD)
5458 spec->eapd_switch = 1;
f3302a59 5459 spec->multiout.dac_nids = spec->dac_nids;
87d48363 5460
ae0a8ed8 5461 switch (spec->board_config){
ae0a8ed8 5462 case STAC_9205_DELL_M43:
87d48363 5463 /* Enable SPDIF in/out */
af9f341a
TI
5464 stac_change_pin_config(codec, 0x1f, 0x01441030);
5465 stac_change_pin_config(codec, 0x20, 0x1c410030);
87d48363 5466
4fe5195c 5467 /* Enable unsol response for GPIO4/Dock HP connection */
c6e4c666
TI
5468 err = stac_add_event(spec, codec->afg, STAC_VREF_EVENT, 0x01);
5469 if (err < 0)
5470 return err;
c5d08bb5 5471 snd_hda_codec_write_cache(codec, codec->afg, 0,
4fe5195c
MR
5472 AC_VERB_SET_GPIO_UNSOLICITED_RSP_MASK, 0x10);
5473 snd_hda_codec_write_cache(codec, codec->afg, 0,
c6e4c666
TI
5474 AC_VERB_SET_UNSOLICITED_ENABLE,
5475 AC_USRSP_EN | err);
4fe5195c
MR
5476
5477 spec->gpio_dir = 0x0b;
0fc9dec4 5478 spec->eapd_mask = 0x01;
4fe5195c
MR
5479 spec->gpio_mask = 0x1b;
5480 spec->gpio_mute = 0x10;
e2e7d624 5481 /* GPIO0 High = EAPD, GPIO1 Low = Headphone Mute,
4fe5195c 5482 * GPIO3 Low = DRM
87d48363 5483 */
4fe5195c 5484 spec->gpio_data = 0x01;
ae0a8ed8 5485 break;
b2c4f4d7
MR
5486 case STAC_9205_REF:
5487 /* SPDIF-In enabled */
5488 break;
ae0a8ed8
TD
5489 default:
5490 /* GPIO0 High = EAPD */
0fc9dec4 5491 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x1;
4fe5195c 5492 spec->gpio_data = 0x01;
ae0a8ed8
TD
5493 break;
5494 }
33382403 5495
f3302a59 5496 err = stac92xx_parse_auto_config(codec, 0x1f, 0x20);
9e507abd
TI
5497 if (!err) {
5498 if (spec->board_config < 0) {
5499 printk(KERN_WARNING "hda_codec: No auto-config is "
5500 "available, default to model=ref\n");
5501 spec->board_config = STAC_9205_REF;
5502 goto again;
5503 }
5504 err = -EINVAL;
5505 }
f3302a59
MP
5506 if (err < 0) {
5507 stac92xx_free(codec);
5508 return err;
5509 }
5510
5511 codec->patch_ops = stac92xx_patch_ops;
5512
2d34e1b3
TI
5513 codec->proc_widget_hook = stac9205_proc_hook;
5514
f3302a59
MP
5515 return 0;
5516}
5517
db064e50 5518/*
6d859065 5519 * STAC9872 hack
db064e50
TI
5520 */
5521
1e137f92 5522static struct hda_verb stac9872_core_init[] = {
1624cb9a 5523 {0x15, AC_VERB_SET_CONNECT_SEL, 0x1}, /* mic-sel: 0a,0d,14,02 */
6d859065
GM
5524 {0x15, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE}, /* Mic-in -> 0x9 */
5525 {}
5526};
5527
caa10b6e
TI
5528static struct snd_kcontrol_new stac9872_mixer[] = {
5529 HDA_CODEC_VOLUME("Capture Volume", 0x09, 0, HDA_INPUT),
5530 HDA_CODEC_MUTE("Capture Switch", 0x09, 0, HDA_INPUT),
caa10b6e
TI
5531 { } /* end */
5532};
5533
5534static hda_nid_t stac9872_pin_nids[] = {
5535 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f,
5536 0x11, 0x13, 0x14,
5537};
5538
5539static hda_nid_t stac9872_adc_nids[] = {
5540 0x8 /*,0x6*/
5541};
5542
5543static hda_nid_t stac9872_mux_nids[] = {
5544 0x15
5545};
5546
6d859065 5547static int patch_stac9872(struct hda_codec *codec)
db064e50
TI
5548{
5549 struct sigmatel_spec *spec;
1e137f92 5550 int err;
db064e50 5551
db064e50
TI
5552 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5553 if (spec == NULL)
5554 return -ENOMEM;
db064e50 5555 codec->spec = spec;
caa10b6e 5556
1e137f92 5557#if 0 /* no model right now */
caa10b6e
TI
5558 spec->board_config = snd_hda_check_board_config(codec, STAC_9872_MODELS,
5559 stac9872_models,
5560 stac9872_cfg_tbl);
1e137f92 5561#endif
db064e50 5562
1e137f92
TI
5563 spec->num_pins = ARRAY_SIZE(stac9872_pin_nids);
5564 spec->pin_nids = stac9872_pin_nids;
5565 spec->multiout.dac_nids = spec->dac_nids;
5566 spec->num_adcs = ARRAY_SIZE(stac9872_adc_nids);
5567 spec->adc_nids = stac9872_adc_nids;
5568 spec->num_muxes = ARRAY_SIZE(stac9872_mux_nids);
5569 spec->mux_nids = stac9872_mux_nids;
5570 spec->mixer = stac9872_mixer;
5571 spec->init = stac9872_core_init;
5572
5573 err = stac92xx_parse_auto_config(codec, 0x10, 0x12);
5574 if (err < 0) {
5575 stac92xx_free(codec);
5576 return -EINVAL;
5577 }
5578 spec->input_mux = &spec->private_imux;
5579 codec->patch_ops = stac92xx_patch_ops;
db064e50
TI
5580 return 0;
5581}
5582
5583
2f2f4251
M
5584/*
5585 * patch entries
5586 */
1289e9e8 5587static struct hda_codec_preset snd_hda_preset_sigmatel[] = {
2f2f4251
M
5588 { .id = 0x83847690, .name = "STAC9200", .patch = patch_stac9200 },
5589 { .id = 0x83847882, .name = "STAC9220 A1", .patch = patch_stac922x },
5590 { .id = 0x83847680, .name = "STAC9221 A1", .patch = patch_stac922x },
5591 { .id = 0x83847880, .name = "STAC9220 A2", .patch = patch_stac922x },
5592 { .id = 0x83847681, .name = "STAC9220D/9223D A2", .patch = patch_stac922x },
5593 { .id = 0x83847682, .name = "STAC9221 A2", .patch = patch_stac922x },
5594 { .id = 0x83847683, .name = "STAC9221D A2", .patch = patch_stac922x },
22a27c7f
MP
5595 { .id = 0x83847618, .name = "STAC9227", .patch = patch_stac927x },
5596 { .id = 0x83847619, .name = "STAC9227", .patch = patch_stac927x },
5597 { .id = 0x83847616, .name = "STAC9228", .patch = patch_stac927x },
5598 { .id = 0x83847617, .name = "STAC9228", .patch = patch_stac927x },
5599 { .id = 0x83847614, .name = "STAC9229", .patch = patch_stac927x },
5600 { .id = 0x83847615, .name = "STAC9229", .patch = patch_stac927x },
3cc08dc6
MP
5601 { .id = 0x83847620, .name = "STAC9274", .patch = patch_stac927x },
5602 { .id = 0x83847621, .name = "STAC9274D", .patch = patch_stac927x },
5603 { .id = 0x83847622, .name = "STAC9273X", .patch = patch_stac927x },
5604 { .id = 0x83847623, .name = "STAC9273D", .patch = patch_stac927x },
5605 { .id = 0x83847624, .name = "STAC9272X", .patch = patch_stac927x },
5606 { .id = 0x83847625, .name = "STAC9272D", .patch = patch_stac927x },
5607 { .id = 0x83847626, .name = "STAC9271X", .patch = patch_stac927x },
5608 { .id = 0x83847627, .name = "STAC9271D", .patch = patch_stac927x },
5609 { .id = 0x83847628, .name = "STAC9274X5NH", .patch = patch_stac927x },
5610 { .id = 0x83847629, .name = "STAC9274D5NH", .patch = patch_stac927x },
8e21c34c
TD
5611 { .id = 0x83847632, .name = "STAC9202", .patch = patch_stac925x },
5612 { .id = 0x83847633, .name = "STAC9202D", .patch = patch_stac925x },
5613 { .id = 0x83847634, .name = "STAC9250", .patch = patch_stac925x },
5614 { .id = 0x83847635, .name = "STAC9250D", .patch = patch_stac925x },
5615 { .id = 0x83847636, .name = "STAC9251", .patch = patch_stac925x },
5616 { .id = 0x83847637, .name = "STAC9250D", .patch = patch_stac925x },
7bd3c0f7
TI
5617 { .id = 0x83847645, .name = "92HD206X", .patch = patch_stac927x },
5618 { .id = 0x83847646, .name = "92HD206D", .patch = patch_stac927x },
6d859065
GM
5619 /* The following does not take into account .id=0x83847661 when subsys =
5620 * 104D0C00 which is STAC9225s. Because of this, some SZ Notebooks are
5621 * currently not fully supported.
5622 */
5623 { .id = 0x83847661, .name = "CXD9872RD/K", .patch = patch_stac9872 },
5624 { .id = 0x83847662, .name = "STAC9872AK", .patch = patch_stac9872 },
5625 { .id = 0x83847664, .name = "CXD9872AKD", .patch = patch_stac9872 },
f3302a59
MP
5626 { .id = 0x838476a0, .name = "STAC9205", .patch = patch_stac9205 },
5627 { .id = 0x838476a1, .name = "STAC9205D", .patch = patch_stac9205 },
5628 { .id = 0x838476a2, .name = "STAC9204", .patch = patch_stac9205 },
5629 { .id = 0x838476a3, .name = "STAC9204D", .patch = patch_stac9205 },
5630 { .id = 0x838476a4, .name = "STAC9255", .patch = patch_stac9205 },
5631 { .id = 0x838476a5, .name = "STAC9255D", .patch = patch_stac9205 },
5632 { .id = 0x838476a6, .name = "STAC9254", .patch = patch_stac9205 },
5633 { .id = 0x838476a7, .name = "STAC9254D", .patch = patch_stac9205 },
aafc4412 5634 { .id = 0x111d7603, .name = "92HD75B3X5", .patch = patch_stac92hd71bxx},
d0513fc6
MR
5635 { .id = 0x111d7604, .name = "92HD83C1X5", .patch = patch_stac92hd83xxx},
5636 { .id = 0x111d7605, .name = "92HD81B1X5", .patch = patch_stac92hd83xxx},
aafc4412 5637 { .id = 0x111d7608, .name = "92HD75B2X5", .patch = patch_stac92hd71bxx},
541eee87
MR
5638 { .id = 0x111d7674, .name = "92HD73D1X5", .patch = patch_stac92hd73xx },
5639 { .id = 0x111d7675, .name = "92HD73C1X5", .patch = patch_stac92hd73xx },
e1f0d669 5640 { .id = 0x111d7676, .name = "92HD73E1X5", .patch = patch_stac92hd73xx },
541eee87
MR
5641 { .id = 0x111d76b0, .name = "92HD71B8X", .patch = patch_stac92hd71bxx },
5642 { .id = 0x111d76b1, .name = "92HD71B8X", .patch = patch_stac92hd71bxx },
5643 { .id = 0x111d76b2, .name = "92HD71B7X", .patch = patch_stac92hd71bxx },
5644 { .id = 0x111d76b3, .name = "92HD71B7X", .patch = patch_stac92hd71bxx },
5645 { .id = 0x111d76b4, .name = "92HD71B6X", .patch = patch_stac92hd71bxx },
5646 { .id = 0x111d76b5, .name = "92HD71B6X", .patch = patch_stac92hd71bxx },
5647 { .id = 0x111d76b6, .name = "92HD71B5X", .patch = patch_stac92hd71bxx },
5648 { .id = 0x111d76b7, .name = "92HD71B5X", .patch = patch_stac92hd71bxx },
2f2f4251
M
5649 {} /* terminator */
5650};
1289e9e8
TI
5651
5652MODULE_ALIAS("snd-hda-codec-id:8384*");
5653MODULE_ALIAS("snd-hda-codec-id:111d*");
5654
5655MODULE_LICENSE("GPL");
5656MODULE_DESCRIPTION("IDT/Sigmatel HD-audio codec");
5657
5658static struct hda_codec_preset_list sigmatel_list = {
5659 .preset = snd_hda_preset_sigmatel,
5660 .owner = THIS_MODULE,
5661};
5662
5663static int __init patch_sigmatel_init(void)
5664{
5665 return snd_hda_add_codec_preset(&sigmatel_list);
5666}
5667
5668static void __exit patch_sigmatel_exit(void)
5669{
5670 snd_hda_delete_codec_preset(&sigmatel_list);
5671}
5672
5673module_init(patch_sigmatel_init)
5674module_exit(patch_sigmatel_exit)