[net-next-2.6.git] / include / asm-ia64 / sn / pcibr_provider.h

/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 1992-1997,2000-2006 Silicon Graphics, Inc. All rights reserved.
 */
#ifndef _ASM_IA64_SN_PCI_PCIBR_PROVIDER_H
#define _ASM_IA64_SN_PCI_PCIBR_PROVIDER_H

#include <asm/sn/intr.h>
#include <asm/sn/pcibus_provider_defs.h>

/* Workarounds */
#define PV907516 (1 << 1) /* TIOCP: Don't write the write buffer flush reg */

#define BUSTYPE_MASK                    0x1

/* Macros given a pcibus structure */
#define IS_PCIX(ps)     ((ps)->pbi_bridge_mode & BUSTYPE_MASK)
#define IS_PCI_BRIDGE_ASIC(asic) (asic == PCIIO_ASIC_TYPE_PIC || \
                asic == PCIIO_ASIC_TYPE_TIOCP)
#define IS_PIC_SOFT(ps)     (ps->pbi_bridge_type == PCIBR_BRIDGETYPE_PIC)


/*
 * The different PCI Bridge types supported on the SGI Altix platforms
 */
#define PCIBR_BRIDGETYPE_UNKNOWN       -1
#define PCIBR_BRIDGETYPE_PIC            2
#define PCIBR_BRIDGETYPE_TIOCP          3

/*
 * Bridge 64bit Direct Map Attributes
 */
#define PCI64_ATTR_PREF                 (1ull << 59)
#define PCI64_ATTR_PREC                 (1ull << 58)
#define PCI64_ATTR_VIRTUAL              (1ull << 57)
#define PCI64_ATTR_BAR                  (1ull << 56)
#define PCI64_ATTR_SWAP                 (1ull << 55)
#define PCI64_ATTR_VIRTUAL1             (1ull << 54)

#define PCI32_LOCAL_BASE                0
#define PCI32_MAPPED_BASE               0x40000000
#define PCI32_DIRECT_BASE               0x80000000

#define IS_PCI32_MAPPED(x)              ((u64)(x) < PCI32_DIRECT_BASE && \
                                         (u64)(x) >= PCI32_MAPPED_BASE)
#define IS_PCI32_DIRECT(x)              ((u64)(x) >= PCI32_MAPPED_BASE)


/*
 * Bridge PMU Address Transaltion Entry Attibutes
 */
#define PCI32_ATE_V                     (0x1 << 0)
#define PCI32_ATE_CO                    (0x1 << 1)
#define PCI32_ATE_PREC                  (0x1 << 2)
#define PCI32_ATE_PREF                  (0x1 << 3)
#define PCI32_ATE_BAR                   (0x1 << 4)
#define PCI32_ATE_ADDR_SHFT             12

#define MINIMAL_ATES_REQUIRED(addr, size) \
	(IOPG(IOPGOFF(addr) + (size) - 1) == IOPG((size) - 1))

#define MINIMAL_ATE_FLAG(addr, size) \
	(MINIMAL_ATES_REQUIRED((u64)addr, size) ? 1 : 0)

/* bit 29 of the pci address is the SWAP bit */
#define ATE_SWAPSHIFT                   29
#define ATE_SWAP_ON(x)                  ((x) |= (1 << ATE_SWAPSHIFT))
#define ATE_SWAP_OFF(x)                 ((x) &= ~(1 << ATE_SWAPSHIFT))

/*
 * I/O page size
 */
#if PAGE_SIZE < 16384
#define IOPFNSHIFT                      12      /* 4K per mapped page */
#else
#define IOPFNSHIFT                      14      /* 16K per mapped page */
#endif

#define IOPGSIZE                        (1 << IOPFNSHIFT)
#define IOPG(x)                         ((x) >> IOPFNSHIFT)
#define IOPGOFF(x)                      ((x) & (IOPGSIZE-1))

#define PCIBR_DEV_SWAP_DIR              (1ull << 19)
#define PCIBR_CTRL_PAGE_SIZE            (0x1 << 21)

/*
 * PMU resources.
 */
struct ate_resource{
	u64 *ate;
	u64 num_ate;
	u64 lowest_free_index;
};

struct pcibus_info {
	struct pcibus_bussoft	pbi_buscommon;   /* common header */
	u32                pbi_moduleid;
	short                   pbi_bridge_type;
	short                   pbi_bridge_mode;

	struct ate_resource     pbi_int_ate_resource;
	u64                pbi_int_ate_size;

	u64                pbi_dir_xbase;
	char                    pbi_hub_xid;

	u64                pbi_devreg[8];

	u32		pbi_valid_devices;
	u32		pbi_enabled_devices;

	spinlock_t              pbi_lock;
};

extern int  pcibr_init_provider(void);
extern void *pcibr_bus_fixup(struct pcibus_bussoft *, struct pci_controller *);
extern dma_addr_t pcibr_dma_map(struct pci_dev *, unsigned long, size_t);
extern dma_addr_t pcibr_dma_map_consistent(struct pci_dev *, unsigned long, size_t);
extern void pcibr_dma_unmap(struct pci_dev *, dma_addr_t, int);

/*
 * prototypes for the bridge asic register access routines in pcibr_reg.c
 */
extern void             pcireg_control_bit_clr(struct pcibus_info *, u64);
extern void             pcireg_control_bit_set(struct pcibus_info *, u64);
extern u64         pcireg_tflush_get(struct pcibus_info *);
extern u64         pcireg_intr_status_get(struct pcibus_info *);
extern void             pcireg_intr_enable_bit_clr(struct pcibus_info *, u64);
extern void             pcireg_intr_enable_bit_set(struct pcibus_info *, u64);
extern void             pcireg_intr_addr_addr_set(struct pcibus_info *, int, u64);
extern void             pcireg_force_intr_set(struct pcibus_info *, int);
extern u64         pcireg_wrb_flush_get(struct pcibus_info *, int);
extern void             pcireg_int_ate_set(struct pcibus_info *, int, u64);
extern u64 *	pcireg_int_ate_addr(struct pcibus_info *, int);
extern void 		pcibr_force_interrupt(struct sn_irq_info *sn_irq_info);
extern void 		pcibr_change_devices_irq(struct sn_irq_info *sn_irq_info);
extern int 		pcibr_ate_alloc(struct pcibus_info *, int);
extern void 		pcibr_ate_free(struct pcibus_info *, int);
extern void 		ate_write(struct pcibus_info *, int, int, u64);
extern int sal_pcibr_slot_enable(struct pcibus_info *soft, int device,
				 void *resp);
extern int sal_pcibr_slot_disable(struct pcibus_info *soft, int device,
				  int action, void *resp);
#endif
Commit	Line	Data
1da177e4 LT	1	/*
	2	* This file is subject to the terms and conditions of the GNU General Public
	3	* License. See the file "COPYING" in the main directory of this archive
	4	* for more details.
	5	*
8ed9b2c7	6	* Copyright (C) 1992-1997,2000-2006 Silicon Graphics, Inc. All rights reserved.
1da177e4 LT	7	*/
	8	#ifndef _ASM_IA64_SN_PCI_PCIBR_PROVIDER_H
	9	#define _ASM_IA64_SN_PCI_PCIBR_PROVIDER_H
	10
c13cf371 PB	11	#include <asm/sn/intr.h>
	12	#include <asm/sn/pcibus_provider_defs.h>
	13
1da177e4 LT	14	/* Workarounds */
	15	#define PV907516 (1 << 1) /* TIOCP: Don't write the write buffer flush reg */
	16
	17	#define BUSTYPE_MASK 0x1
	18
	19	/* Macros given a pcibus structure */
	20	#define IS_PCIX(ps) ((ps)->pbi_bridge_mode & BUSTYPE_MASK)
	21	#define IS_PCI_BRIDGE_ASIC(asic) (asic == PCIIO_ASIC_TYPE_PIC \|\| \
	22	asic == PCIIO_ASIC_TYPE_TIOCP)
	23	#define IS_PIC_SOFT(ps) (ps->pbi_bridge_type == PCIBR_BRIDGETYPE_PIC)
	24
	25
c13cf371	26	/*
1da177e4 LT	27	* The different PCI Bridge types supported on the SGI Altix platforms
	28	*/
	29	#define PCIBR_BRIDGETYPE_UNKNOWN -1
	30	#define PCIBR_BRIDGETYPE_PIC 2
	31	#define PCIBR_BRIDGETYPE_TIOCP 3
	32
	33	/*
	34	* Bridge 64bit Direct Map Attributes
	35	*/
	36	#define PCI64_ATTR_PREF (1ull << 59)
	37	#define PCI64_ATTR_PREC (1ull << 58)
	38	#define PCI64_ATTR_VIRTUAL (1ull << 57)
	39	#define PCI64_ATTR_BAR (1ull << 56)
	40	#define PCI64_ATTR_SWAP (1ull << 55)
	41	#define PCI64_ATTR_VIRTUAL1 (1ull << 54)
	42
	43	#define PCI32_LOCAL_BASE 0
	44	#define PCI32_MAPPED_BASE 0x40000000
	45	#define PCI32_DIRECT_BASE 0x80000000
	46
53493dcf PB	47	#define IS_PCI32_MAPPED(x) ((u64)(x) < PCI32_DIRECT_BASE && \
	48	(u64)(x) >= PCI32_MAPPED_BASE)
	49	#define IS_PCI32_DIRECT(x) ((u64)(x) >= PCI32_MAPPED_BASE)
1da177e4 LT	50
	51
	52	/*
	53	* Bridge PMU Address Transaltion Entry Attibutes
	54	*/
	55	#define PCI32_ATE_V (0x1 << 0)
	56	#define PCI32_ATE_CO (0x1 << 1)
	57	#define PCI32_ATE_PREC (0x1 << 2)
	58	#define PCI32_ATE_PREF (0x1 << 3)
	59	#define PCI32_ATE_BAR (0x1 << 4)
	60	#define PCI32_ATE_ADDR_SHFT 12
	61
	62	#define MINIMAL_ATES_REQUIRED(addr, size) \
	63	(IOPG(IOPGOFF(addr) + (size) - 1) == IOPG((size) - 1))
	64
	65	#define MINIMAL_ATE_FLAG(addr, size) \
53493dcf	66	(MINIMAL_ATES_REQUIRED((u64)addr, size) ? 1 : 0)
1da177e4 LT	67
	68	/* bit 29 of the pci address is the SWAP bit */
	69	#define ATE_SWAPSHIFT 29
	70	#define ATE_SWAP_ON(x) ((x) \|= (1 << ATE_SWAPSHIFT))
	71	#define ATE_SWAP_OFF(x) ((x) &= ~(1 << ATE_SWAPSHIFT))
	72
	73	/*
	74	* I/O page size
	75	*/
	76	#if PAGE_SIZE < 16384
	77	#define IOPFNSHIFT 12 /* 4K per mapped page */
	78	#else
	79	#define IOPFNSHIFT 14 /* 16K per mapped page */
	80	#endif
	81
	82	#define IOPGSIZE (1 << IOPFNSHIFT)
	83	#define IOPG(x) ((x) >> IOPFNSHIFT)
	84	#define IOPGOFF(x) ((x) & (IOPGSIZE-1))
	85
	86	#define PCIBR_DEV_SWAP_DIR (1ull << 19)
	87	#define PCIBR_CTRL_PAGE_SIZE (0x1 << 21)
	88
	89	/*
	90	* PMU resources.
	91	*/
	92	struct ate_resource{
53493dcf PB	93	u64 *ate;
	94	u64 num_ate;
	95	u64 lowest_free_index;
1da177e4 LT	96	};
	97
	98	struct pcibus_info {
	99	struct pcibus_bussoft pbi_buscommon; /* common header */
53493dcf	100	u32 pbi_moduleid;
1da177e4 LT	101	short pbi_bridge_type;
	102	short pbi_bridge_mode;
	103
	104	struct ate_resource pbi_int_ate_resource;
53493dcf	105	u64 pbi_int_ate_size;
c13cf371	106
53493dcf	107	u64 pbi_dir_xbase;
1da177e4 LT	108	char pbi_hub_xid;
1da177e4 LT	109
53493dcf	110	u64 pbi_devreg[8];
1da177e4	111
53493dcf PB	112	u32 pbi_valid_devices;
53493dcf PB	113	u32 pbi_enabled_devices;
7fe4c1b1 PB	114
7fe4c1b1 PB	115	spinlock_t pbi_lock;
1da177e4 LT	116	};
1da177e4 LT	117
e955d825	118	extern int pcibr_init_provider(void);
7c2a6c62	119	extern void pcibr_bus_fixup(struct pcibus_bussoft , struct pci_controller *);
e955d825 MM	120	extern dma_addr_t pcibr_dma_map(struct pci_dev *, unsigned long, size_t);
	121	extern dma_addr_t pcibr_dma_map_consistent(struct pci_dev *, unsigned long, size_t);
	122	extern void pcibr_dma_unmap(struct pci_dev *, dma_addr_t, int);
1da177e4 LT	123
	124	/*
	125	* prototypes for the bridge asic register access routines in pcibr_reg.c
	126	*/
53493dcf PB	127	extern void pcireg_control_bit_clr(struct pcibus_info *, u64);
	128	extern void pcireg_control_bit_set(struct pcibus_info *, u64);
	129	extern u64 pcireg_tflush_get(struct pcibus_info *);
	130	extern u64 pcireg_intr_status_get(struct pcibus_info *);
	131	extern void pcireg_intr_enable_bit_clr(struct pcibus_info *, u64);
	132	extern void pcireg_intr_enable_bit_set(struct pcibus_info *, u64);
	133	extern void pcireg_intr_addr_addr_set(struct pcibus_info *, int, u64);
1da177e4	134	extern void pcireg_force_intr_set(struct pcibus_info *, int);
53493dcf PB	135	extern u64 pcireg_wrb_flush_get(struct pcibus_info *, int);
	136	extern void pcireg_int_ate_set(struct pcibus_info *, int, u64);
	137	extern u64 * pcireg_int_ate_addr(struct pcibus_info *, int);
1da177e4 LT	138	extern void pcibr_force_interrupt(struct sn_irq_info *sn_irq_info);
	139	extern void pcibr_change_devices_irq(struct sn_irq_info *sn_irq_info);
	140	extern int pcibr_ate_alloc(struct pcibus_info *, int);
	141	extern void pcibr_ate_free(struct pcibus_info *, int);
53493dcf	142	extern void ate_write(struct pcibus_info *, int, int, u64);
6f354b01 PB	143	extern int sal_pcibr_slot_enable(struct pcibus_info *soft, int device,
	144	void *resp);
	145	extern int sal_pcibr_slot_disable(struct pcibus_info *soft, int device,
	146	int action, void *resp);
1da177e4	147	#endif