]>
Commit | Line | Data |
---|---|---|
edb33667 TH |
1 | /* |
2 | * sata_sil24.c - Driver for Silicon Image 3124/3132 SATA-2 controllers | |
3 | * | |
4 | * Copyright 2005 Tejun Heo | |
5 | * | |
6 | * Based on preview driver from Silicon Image. | |
7 | * | |
8 | * NOTE: No NCQ/ATAPI support yet. The preview driver didn't support | |
9 | * NCQ nor ATAPI, and, unfortunately, I couldn't find out how to make | |
10 | * those work. Enabling those shouldn't be difficult. Basic | |
11 | * structure is all there (in libata-dev tree). If you have any | |
12 | * information about this hardware, please contact me or linux-ide. | |
13 | * Info is needed on... | |
14 | * | |
15 | * - How to issue tagged commands and turn on sactive on issue accordingly. | |
16 | * - Where to put an ATAPI command and how to tell the device to send it. | |
17 | * - How to enable/use 64bit. | |
18 | * | |
19 | * This program is free software; you can redistribute it and/or modify it | |
20 | * under the terms of the GNU General Public License as published by the | |
21 | * Free Software Foundation; either version 2, or (at your option) any | |
22 | * later version. | |
23 | * | |
24 | * This program is distributed in the hope that it will be useful, but | |
25 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
26 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
27 | * General Public License for more details. | |
28 | * | |
29 | */ | |
30 | ||
31 | #include <linux/kernel.h> | |
32 | #include <linux/module.h> | |
33 | #include <linux/pci.h> | |
34 | #include <linux/blkdev.h> | |
35 | #include <linux/delay.h> | |
36 | #include <linux/interrupt.h> | |
37 | #include <linux/dma-mapping.h> | |
38 | #include <scsi/scsi_host.h> | |
39 | #include "scsi.h" | |
40 | #include <linux/libata.h> | |
41 | #include <asm/io.h> | |
42 | ||
43 | #define DRV_NAME "sata_sil24" | |
6a575fa9 | 44 | #define DRV_VERSION "0.22" /* Silicon Image's preview driver was 0.10 */ |
edb33667 TH |
45 | |
46 | #define NR_PORTS 4 | |
47 | ||
48 | /* | |
49 | * Port request block (PRB) 32 bytes | |
50 | */ | |
51 | struct sil24_prb { | |
52 | u16 ctrl; | |
53 | u16 prot; | |
54 | u32 rx_cnt; | |
55 | u8 fis[6 * 4]; | |
56 | }; | |
57 | ||
58 | /* | |
59 | * Scatter gather entry (SGE) 16 bytes | |
60 | */ | |
61 | struct sil24_sge { | |
62 | u64 addr; | |
63 | u32 cnt; | |
64 | u32 flags; | |
65 | }; | |
66 | ||
67 | /* | |
68 | * Port multiplier | |
69 | */ | |
70 | struct sil24_port_multiplier { | |
71 | u32 diag; | |
72 | u32 sactive; | |
73 | }; | |
74 | ||
75 | enum { | |
76 | /* | |
77 | * Global controller registers (128 bytes @ BAR0) | |
78 | */ | |
79 | /* 32 bit regs */ | |
80 | HOST_SLOT_STAT = 0x00, /* 32 bit slot stat * 4 */ | |
81 | HOST_CTRL = 0x40, | |
82 | HOST_IRQ_STAT = 0x44, | |
83 | HOST_PHY_CFG = 0x48, | |
84 | HOST_BIST_CTRL = 0x50, | |
85 | HOST_BIST_PTRN = 0x54, | |
86 | HOST_BIST_STAT = 0x58, | |
87 | HOST_MEM_BIST_STAT = 0x5c, | |
88 | HOST_FLASH_CMD = 0x70, | |
89 | /* 8 bit regs */ | |
90 | HOST_FLASH_DATA = 0x74, | |
91 | HOST_TRANSITION_DETECT = 0x75, | |
92 | HOST_GPIO_CTRL = 0x76, | |
93 | HOST_I2C_ADDR = 0x78, /* 32 bit */ | |
94 | HOST_I2C_DATA = 0x7c, | |
95 | HOST_I2C_XFER_CNT = 0x7e, | |
96 | HOST_I2C_CTRL = 0x7f, | |
97 | ||
98 | /* HOST_SLOT_STAT bits */ | |
99 | HOST_SSTAT_ATTN = (1 << 31), | |
100 | ||
101 | /* | |
102 | * Port registers | |
103 | * (8192 bytes @ +0x0000, +0x2000, +0x4000 and +0x6000 @ BAR2) | |
104 | */ | |
105 | PORT_REGS_SIZE = 0x2000, | |
106 | PORT_PRB = 0x0000, /* (32 bytes PRB + 16 bytes SGEs * 6) * 31 (3968 bytes) */ | |
edb33667 TH |
107 | |
108 | PORT_PM = 0x0f80, /* 8 bytes PM * 16 (128 bytes) */ | |
109 | /* 32 bit regs */ | |
83bbecc9 TH |
110 | PORT_CTRL_STAT = 0x1000, /* write: ctrl-set, read: stat */ |
111 | PORT_CTRL_CLR = 0x1004, /* write: ctrl-clear */ | |
112 | PORT_IRQ_STAT = 0x1008, /* high: status, low: interrupt */ | |
113 | PORT_IRQ_ENABLE_SET = 0x1010, /* write: enable-set */ | |
114 | PORT_IRQ_ENABLE_CLR = 0x1014, /* write: enable-clear */ | |
edb33667 | 115 | PORT_ACTIVATE_UPPER_ADDR= 0x101c, |
83bbecc9 TH |
116 | PORT_EXEC_FIFO = 0x1020, /* command execution fifo */ |
117 | PORT_CMD_ERR = 0x1024, /* command error number */ | |
edb33667 TH |
118 | PORT_FIS_CFG = 0x1028, |
119 | PORT_FIFO_THRES = 0x102c, | |
120 | /* 16 bit regs */ | |
121 | PORT_DECODE_ERR_CNT = 0x1040, | |
122 | PORT_DECODE_ERR_THRESH = 0x1042, | |
123 | PORT_CRC_ERR_CNT = 0x1044, | |
124 | PORT_CRC_ERR_THRESH = 0x1046, | |
125 | PORT_HSHK_ERR_CNT = 0x1048, | |
126 | PORT_HSHK_ERR_THRESH = 0x104a, | |
127 | /* 32 bit regs */ | |
128 | PORT_PHY_CFG = 0x1050, | |
129 | PORT_SLOT_STAT = 0x1800, | |
130 | PORT_CMD_ACTIVATE = 0x1c00, /* 64 bit cmd activate * 31 (248 bytes) */ | |
131 | PORT_EXEC_DIAG = 0x1e00, /* 32bit exec diag * 16 (64 bytes, 0-10 used on 3124) */ | |
132 | PORT_PSD_DIAG = 0x1e40, /* 32bit psd diag * 16 (64 bytes, 0-8 used on 3124) */ | |
133 | PORT_SCONTROL = 0x1f00, | |
134 | PORT_SSTATUS = 0x1f04, | |
135 | PORT_SERROR = 0x1f08, | |
136 | PORT_SACTIVE = 0x1f0c, | |
137 | ||
138 | /* PORT_CTRL_STAT bits */ | |
139 | PORT_CS_PORT_RST = (1 << 0), /* port reset */ | |
140 | PORT_CS_DEV_RST = (1 << 1), /* device reset */ | |
141 | PORT_CS_INIT = (1 << 2), /* port initialize */ | |
142 | PORT_CS_IRQ_WOC = (1 << 3), /* interrupt write one to clear */ | |
e382eb1d TH |
143 | PORT_CS_RESUME = (1 << 6), /* port resume */ |
144 | PORT_CS_32BIT_ACTV = (1 << 10), /* 32-bit activation */ | |
145 | PORT_CS_PM_EN = (1 << 13), /* port multiplier enable */ | |
146 | PORT_CS_RDY = (1 << 31), /* port ready to accept commands */ | |
edb33667 TH |
147 | |
148 | /* PORT_IRQ_STAT/ENABLE_SET/CLR */ | |
149 | /* bits[11:0] are masked */ | |
150 | PORT_IRQ_COMPLETE = (1 << 0), /* command(s) completed */ | |
151 | PORT_IRQ_ERROR = (1 << 1), /* command execution error */ | |
152 | PORT_IRQ_PORTRDY_CHG = (1 << 2), /* port ready change */ | |
153 | PORT_IRQ_PWR_CHG = (1 << 3), /* power management change */ | |
154 | PORT_IRQ_PHYRDY_CHG = (1 << 4), /* PHY ready change */ | |
155 | PORT_IRQ_COMWAKE = (1 << 5), /* COMWAKE received */ | |
156 | PORT_IRQ_UNK_FIS = (1 << 6), /* Unknown FIS received */ | |
157 | PORT_IRQ_SDB_FIS = (1 << 11), /* SDB FIS received */ | |
158 | ||
159 | /* bits[27:16] are unmasked (raw) */ | |
160 | PORT_IRQ_RAW_SHIFT = 16, | |
161 | PORT_IRQ_MASKED_MASK = 0x7ff, | |
162 | PORT_IRQ_RAW_MASK = (0x7ff << PORT_IRQ_RAW_SHIFT), | |
163 | ||
164 | /* ENABLE_SET/CLR specific, intr steering - 2 bit field */ | |
165 | PORT_IRQ_STEER_SHIFT = 30, | |
166 | PORT_IRQ_STEER_MASK = (3 << PORT_IRQ_STEER_SHIFT), | |
167 | ||
168 | /* PORT_CMD_ERR constants */ | |
169 | PORT_CERR_DEV = 1, /* Error bit in D2H Register FIS */ | |
170 | PORT_CERR_SDB = 2, /* Error bit in SDB FIS */ | |
171 | PORT_CERR_DATA = 3, /* Error in data FIS not detected by dev */ | |
172 | PORT_CERR_SEND = 4, /* Initial cmd FIS transmission failure */ | |
173 | PORT_CERR_INCONSISTENT = 5, /* Protocol mismatch */ | |
174 | PORT_CERR_DIRECTION = 6, /* Data direction mismatch */ | |
175 | PORT_CERR_UNDERRUN = 7, /* Ran out of SGEs while writing */ | |
176 | PORT_CERR_OVERRUN = 8, /* Ran out of SGEs while reading */ | |
177 | PORT_CERR_PKT_PROT = 11, /* DIR invalid in 1st PIO setup of ATAPI */ | |
178 | PORT_CERR_SGT_BOUNDARY = 16, /* PLD ecode 00 - SGT not on qword boundary */ | |
179 | PORT_CERR_SGT_TGTABRT = 17, /* PLD ecode 01 - target abort */ | |
180 | PORT_CERR_SGT_MSTABRT = 18, /* PLD ecode 10 - master abort */ | |
181 | PORT_CERR_SGT_PCIPERR = 19, /* PLD ecode 11 - PCI parity err while fetching SGT */ | |
182 | PORT_CERR_CMD_BOUNDARY = 24, /* ctrl[15:13] 001 - PRB not on qword boundary */ | |
183 | PORT_CERR_CMD_TGTABRT = 25, /* ctrl[15:13] 010 - target abort */ | |
184 | PORT_CERR_CMD_MSTABRT = 26, /* ctrl[15:13] 100 - master abort */ | |
185 | PORT_CERR_CMD_PCIPERR = 27, /* ctrl[15:13] 110 - PCI parity err while fetching PRB */ | |
186 | PORT_CERR_XFR_UNDEF = 32, /* PSD ecode 00 - undefined */ | |
187 | PORT_CERR_XFR_TGTABRT = 33, /* PSD ecode 01 - target abort */ | |
188 | PORT_CERR_XFR_MSGABRT = 34, /* PSD ecode 10 - master abort */ | |
189 | PORT_CERR_XFR_PCIPERR = 35, /* PSD ecode 11 - PCI prity err during transfer */ | |
83bbecc9 | 190 | PORT_CERR_SENDSERVICE = 36, /* FIS received while sending service */ |
edb33667 TH |
191 | |
192 | /* | |
193 | * Other constants | |
194 | */ | |
195 | SGE_TRM = (1 << 31), /* Last SGE in chain */ | |
196 | PRB_SOFT_RST = (1 << 7), /* Soft reset request (ign BSY?) */ | |
197 | ||
198 | /* board id */ | |
199 | BID_SIL3124 = 0, | |
200 | BID_SIL3132 = 1, | |
201 | ||
202 | IRQ_STAT_4PORTS = 0xf, | |
203 | }; | |
204 | ||
205 | struct sil24_cmd_block { | |
206 | struct sil24_prb prb; | |
207 | struct sil24_sge sge[LIBATA_MAX_PRD]; | |
208 | }; | |
209 | ||
210 | /* | |
211 | * ap->private_data | |
212 | * | |
213 | * The preview driver always returned 0 for status. We emulate it | |
214 | * here from the previous interrupt. | |
215 | */ | |
216 | struct sil24_port_priv { | |
edb33667 TH |
217 | struct sil24_cmd_block *cmd_block; /* 32 cmd blocks */ |
218 | dma_addr_t cmd_block_dma; /* DMA base addr for them */ | |
6a575fa9 | 219 | struct ata_taskfile tf; /* Cached taskfile registers */ |
edb33667 TH |
220 | }; |
221 | ||
222 | /* ap->host_set->private_data */ | |
223 | struct sil24_host_priv { | |
224 | void *host_base; /* global controller control (128 bytes @BAR0) */ | |
225 | void *port_base; /* port registers (4 * 8192 bytes @BAR2) */ | |
226 | }; | |
227 | ||
228 | static u8 sil24_check_status(struct ata_port *ap); | |
229 | static u8 sil24_check_err(struct ata_port *ap); | |
230 | static u32 sil24_scr_read(struct ata_port *ap, unsigned sc_reg); | |
231 | static void sil24_scr_write(struct ata_port *ap, unsigned sc_reg, u32 val); | |
7f726d12 | 232 | static void sil24_tf_read(struct ata_port *ap, struct ata_taskfile *tf); |
edb33667 TH |
233 | static void sil24_phy_reset(struct ata_port *ap); |
234 | static void sil24_qc_prep(struct ata_queued_cmd *qc); | |
235 | static int sil24_qc_issue(struct ata_queued_cmd *qc); | |
236 | static void sil24_irq_clear(struct ata_port *ap); | |
237 | static void sil24_eng_timeout(struct ata_port *ap); | |
238 | static irqreturn_t sil24_interrupt(int irq, void *dev_instance, struct pt_regs *regs); | |
239 | static int sil24_port_start(struct ata_port *ap); | |
240 | static void sil24_port_stop(struct ata_port *ap); | |
241 | static void sil24_host_stop(struct ata_host_set *host_set); | |
242 | static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent); | |
243 | ||
244 | static struct pci_device_id sil24_pci_tbl[] = { | |
245 | { 0x1095, 0x3124, PCI_ANY_ID, PCI_ANY_ID, 0, 0, BID_SIL3124 }, | |
246 | { 0x1095, 0x3132, PCI_ANY_ID, PCI_ANY_ID, 0, 0, BID_SIL3132 }, | |
247 | }; | |
248 | ||
249 | static struct pci_driver sil24_pci_driver = { | |
250 | .name = DRV_NAME, | |
251 | .id_table = sil24_pci_tbl, | |
252 | .probe = sil24_init_one, | |
253 | .remove = ata_pci_remove_one, /* safe? */ | |
254 | }; | |
255 | ||
256 | static Scsi_Host_Template sil24_sht = { | |
257 | .module = THIS_MODULE, | |
258 | .name = DRV_NAME, | |
259 | .ioctl = ata_scsi_ioctl, | |
260 | .queuecommand = ata_scsi_queuecmd, | |
261 | .eh_strategy_handler = ata_scsi_error, | |
262 | .can_queue = ATA_DEF_QUEUE, | |
263 | .this_id = ATA_SHT_THIS_ID, | |
264 | .sg_tablesize = LIBATA_MAX_PRD, | |
265 | .max_sectors = ATA_MAX_SECTORS, | |
266 | .cmd_per_lun = ATA_SHT_CMD_PER_LUN, | |
267 | .emulated = ATA_SHT_EMULATED, | |
268 | .use_clustering = ATA_SHT_USE_CLUSTERING, | |
269 | .proc_name = DRV_NAME, | |
270 | .dma_boundary = ATA_DMA_BOUNDARY, | |
271 | .slave_configure = ata_scsi_slave_config, | |
272 | .bios_param = ata_std_bios_param, | |
273 | .ordered_flush = 1, /* NCQ not supported yet */ | |
274 | }; | |
275 | ||
276 | static struct ata_port_operations sil24_ops = { | |
277 | .port_disable = ata_port_disable, | |
278 | ||
279 | .check_status = sil24_check_status, | |
280 | .check_altstatus = sil24_check_status, | |
281 | .check_err = sil24_check_err, | |
282 | .dev_select = ata_noop_dev_select, | |
283 | ||
7f726d12 TH |
284 | .tf_read = sil24_tf_read, |
285 | ||
edb33667 TH |
286 | .phy_reset = sil24_phy_reset, |
287 | ||
288 | .qc_prep = sil24_qc_prep, | |
289 | .qc_issue = sil24_qc_issue, | |
290 | ||
291 | .eng_timeout = sil24_eng_timeout, | |
292 | ||
293 | .irq_handler = sil24_interrupt, | |
294 | .irq_clear = sil24_irq_clear, | |
295 | ||
296 | .scr_read = sil24_scr_read, | |
297 | .scr_write = sil24_scr_write, | |
298 | ||
299 | .port_start = sil24_port_start, | |
300 | .port_stop = sil24_port_stop, | |
301 | .host_stop = sil24_host_stop, | |
302 | }; | |
303 | ||
304 | static struct ata_port_info sil24_port_info[] = { | |
305 | /* sil_3124 */ | |
306 | { | |
307 | .sht = &sil24_sht, | |
308 | .host_flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY | | |
309 | ATA_FLAG_SATA_RESET | ATA_FLAG_MMIO | | |
310 | ATA_FLAG_PIO_DMA, | |
311 | .pio_mask = 0x1f, /* pio0-4 */ | |
312 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
313 | .udma_mask = 0x3f, /* udma0-5 */ | |
314 | .port_ops = &sil24_ops, | |
315 | }, | |
316 | /* sil_3132 */ | |
317 | { | |
318 | .sht = &sil24_sht, | |
319 | .host_flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY | | |
320 | ATA_FLAG_SATA_RESET | ATA_FLAG_MMIO | | |
321 | ATA_FLAG_PIO_DMA, | |
322 | .pio_mask = 0x1f, /* pio0-4 */ | |
323 | .mwdma_mask = 0x07, /* mwdma0-2 */ | |
324 | .udma_mask = 0x3f, /* udma0-5 */ | |
325 | .port_ops = &sil24_ops, | |
326 | }, | |
327 | }; | |
328 | ||
6a575fa9 TH |
329 | static inline void sil24_update_tf(struct ata_port *ap) |
330 | { | |
331 | struct sil24_port_priv *pp = ap->private_data; | |
332 | void *port = (void *)ap->ioaddr.cmd_addr; | |
333 | struct sil24_prb *prb = port; | |
334 | ||
335 | ata_tf_from_fis(prb->fis, &pp->tf); | |
336 | } | |
337 | ||
edb33667 TH |
338 | static u8 sil24_check_status(struct ata_port *ap) |
339 | { | |
6a575fa9 TH |
340 | struct sil24_port_priv *pp = ap->private_data; |
341 | return pp->tf.command; | |
edb33667 TH |
342 | } |
343 | ||
344 | static u8 sil24_check_err(struct ata_port *ap) | |
345 | { | |
6a575fa9 TH |
346 | struct sil24_port_priv *pp = ap->private_data; |
347 | return pp->tf.feature; | |
edb33667 TH |
348 | } |
349 | ||
350 | static int sil24_scr_map[] = { | |
351 | [SCR_CONTROL] = 0, | |
352 | [SCR_STATUS] = 1, | |
353 | [SCR_ERROR] = 2, | |
354 | [SCR_ACTIVE] = 3, | |
355 | }; | |
356 | ||
357 | static u32 sil24_scr_read(struct ata_port *ap, unsigned sc_reg) | |
358 | { | |
359 | void *scr_addr = (void *)ap->ioaddr.scr_addr; | |
360 | if (sc_reg < ARRAY_SIZE(sil24_scr_map)) { | |
361 | void *addr; | |
362 | addr = scr_addr + sil24_scr_map[sc_reg] * 4; | |
363 | return readl(scr_addr + sil24_scr_map[sc_reg] * 4); | |
364 | } | |
365 | return 0xffffffffU; | |
366 | } | |
367 | ||
368 | static void sil24_scr_write(struct ata_port *ap, unsigned sc_reg, u32 val) | |
369 | { | |
370 | void *scr_addr = (void *)ap->ioaddr.scr_addr; | |
371 | if (sc_reg < ARRAY_SIZE(sil24_scr_map)) { | |
372 | void *addr; | |
373 | addr = scr_addr + sil24_scr_map[sc_reg] * 4; | |
374 | writel(val, scr_addr + sil24_scr_map[sc_reg] * 4); | |
375 | } | |
376 | } | |
377 | ||
7f726d12 TH |
378 | static void sil24_tf_read(struct ata_port *ap, struct ata_taskfile *tf) |
379 | { | |
380 | struct sil24_port_priv *pp = ap->private_data; | |
381 | *tf = pp->tf; | |
382 | } | |
383 | ||
edb33667 TH |
384 | static void sil24_phy_reset(struct ata_port *ap) |
385 | { | |
386 | __sata_phy_reset(ap); | |
387 | /* | |
388 | * No ATAPI yet. Just unconditionally indicate ATA device. | |
389 | * If ATAPI device is attached, it will fail ATA_CMD_ID_ATA | |
390 | * and libata core will ignore the device. | |
391 | */ | |
392 | if (!(ap->flags & ATA_FLAG_PORT_DISABLED)) | |
393 | ap->device[0].class = ATA_DEV_ATA; | |
394 | } | |
395 | ||
396 | static inline void sil24_fill_sg(struct ata_queued_cmd *qc, | |
397 | struct sil24_cmd_block *cb) | |
398 | { | |
399 | struct scatterlist *sg = qc->sg; | |
400 | struct sil24_sge *sge = cb->sge; | |
401 | unsigned i; | |
402 | ||
403 | for (i = 0; i < qc->n_elem; i++, sg++, sge++) { | |
404 | sge->addr = cpu_to_le64(sg_dma_address(sg)); | |
405 | sge->cnt = cpu_to_le32(sg_dma_len(sg)); | |
406 | sge->flags = 0; | |
407 | sge->flags = i < qc->n_elem - 1 ? 0 : cpu_to_le32(SGE_TRM); | |
408 | } | |
409 | } | |
410 | ||
411 | static void sil24_qc_prep(struct ata_queued_cmd *qc) | |
412 | { | |
413 | struct ata_port *ap = qc->ap; | |
414 | struct sil24_port_priv *pp = ap->private_data; | |
415 | struct sil24_cmd_block *cb = pp->cmd_block + qc->tag; | |
416 | struct sil24_prb *prb = &cb->prb; | |
417 | ||
418 | switch (qc->tf.protocol) { | |
419 | case ATA_PROT_PIO: | |
420 | case ATA_PROT_DMA: | |
421 | case ATA_PROT_NODATA: | |
422 | break; | |
423 | default: | |
424 | /* ATAPI isn't supported yet */ | |
425 | BUG(); | |
426 | } | |
427 | ||
428 | ata_tf_to_fis(&qc->tf, prb->fis, 0); | |
429 | ||
430 | if (qc->flags & ATA_QCFLAG_DMAMAP) | |
431 | sil24_fill_sg(qc, cb); | |
432 | } | |
433 | ||
434 | static int sil24_qc_issue(struct ata_queued_cmd *qc) | |
435 | { | |
436 | struct ata_port *ap = qc->ap; | |
4f50c3cb | 437 | void *port = (void *)ap->ioaddr.cmd_addr; |
edb33667 TH |
438 | struct sil24_port_priv *pp = ap->private_data; |
439 | dma_addr_t paddr = pp->cmd_block_dma + qc->tag * sizeof(*pp->cmd_block); | |
440 | ||
4f50c3cb | 441 | writel((u32)paddr, port + PORT_CMD_ACTIVATE); |
edb33667 TH |
442 | return 0; |
443 | } | |
444 | ||
445 | static void sil24_irq_clear(struct ata_port *ap) | |
446 | { | |
447 | /* unused */ | |
448 | } | |
449 | ||
923f1225 | 450 | static int __sil24_reset_controller(void *port) |
edb33667 | 451 | { |
edb33667 TH |
452 | int cnt; |
453 | u32 tmp; | |
454 | ||
edb33667 TH |
455 | /* Reset controller state. Is this correct? */ |
456 | writel(PORT_CS_DEV_RST, port + PORT_CTRL_STAT); | |
457 | readl(port + PORT_CTRL_STAT); /* sync */ | |
458 | ||
459 | /* Max ~100ms */ | |
460 | for (cnt = 0; cnt < 1000; cnt++) { | |
461 | udelay(100); | |
462 | tmp = readl(port + PORT_CTRL_STAT); | |
463 | if (!(tmp & PORT_CS_DEV_RST)) | |
464 | break; | |
465 | } | |
923f1225 | 466 | |
edb33667 | 467 | if (tmp & PORT_CS_DEV_RST) |
923f1225 TH |
468 | return -1; |
469 | return 0; | |
470 | } | |
471 | ||
472 | static void sil24_reset_controller(struct ata_port *ap) | |
473 | { | |
474 | printk(KERN_NOTICE DRV_NAME | |
475 | " ata%u: resetting controller...\n", ap->id); | |
476 | if (__sil24_reset_controller((void *)ap->ioaddr.cmd_addr)) | |
477 | printk(KERN_ERR DRV_NAME | |
478 | " ata%u: failed to reset controller\n", ap->id); | |
edb33667 TH |
479 | } |
480 | ||
481 | static void sil24_eng_timeout(struct ata_port *ap) | |
482 | { | |
483 | struct ata_queued_cmd *qc; | |
484 | ||
485 | qc = ata_qc_from_tag(ap, ap->active_tag); | |
486 | if (!qc) { | |
487 | printk(KERN_ERR "ata%u: BUG: tiemout without command\n", | |
488 | ap->id); | |
489 | return; | |
490 | } | |
491 | ||
492 | /* | |
493 | * hack alert! We cannot use the supplied completion | |
494 | * function from inside the ->eh_strategy_handler() thread. | |
495 | * libata is the only user of ->eh_strategy_handler() in | |
496 | * any kernel, so the default scsi_done() assumes it is | |
497 | * not being called from the SCSI EH. | |
498 | */ | |
499 | printk(KERN_ERR "ata%u: command timeout\n", ap->id); | |
500 | qc->scsidone = scsi_finish_command; | |
501 | ata_qc_complete(qc, ATA_ERR); | |
502 | ||
503 | sil24_reset_controller(ap); | |
504 | } | |
505 | ||
8746618d TH |
506 | static void sil24_error_intr(struct ata_port *ap, u32 slot_stat) |
507 | { | |
508 | struct ata_queued_cmd *qc = ata_qc_from_tag(ap, ap->active_tag); | |
6a575fa9 | 509 | struct sil24_port_priv *pp = ap->private_data; |
4f50c3cb | 510 | void *port = (void *)ap->ioaddr.cmd_addr; |
8746618d TH |
511 | u32 irq_stat, cmd_err, sstatus, serror; |
512 | ||
513 | irq_stat = readl(port + PORT_IRQ_STAT); | |
ad6e90f6 TH |
514 | writel(irq_stat, port + PORT_IRQ_STAT); /* clear irq */ |
515 | ||
516 | if (!(irq_stat & PORT_IRQ_ERROR)) { | |
517 | /* ignore non-completion, non-error irqs for now */ | |
518 | printk(KERN_WARNING DRV_NAME | |
519 | "ata%u: non-error exception irq (irq_stat %x)\n", | |
520 | ap->id, irq_stat); | |
521 | return; | |
522 | } | |
523 | ||
8746618d TH |
524 | cmd_err = readl(port + PORT_CMD_ERR); |
525 | sstatus = readl(port + PORT_SSTATUS); | |
526 | serror = readl(port + PORT_SERROR); | |
8746618d TH |
527 | if (serror) |
528 | writel(serror, port + PORT_SERROR); | |
529 | ||
530 | printk(KERN_ERR DRV_NAME " ata%u: error interrupt on port%d\n" | |
531 | " stat=0x%x irq=0x%x cmd_err=%d sstatus=0x%x serror=0x%x\n", | |
532 | ap->id, ap->port_no, slot_stat, irq_stat, cmd_err, sstatus, serror); | |
533 | ||
6a575fa9 TH |
534 | if (cmd_err == PORT_CERR_DEV || cmd_err == PORT_CERR_SDB) { |
535 | /* | |
536 | * Device is reporting error, tf registers are valid. | |
537 | */ | |
538 | sil24_update_tf(ap); | |
539 | } else { | |
540 | /* | |
541 | * Other errors. libata currently doesn't have any | |
542 | * mechanism to report these errors. Just turn on | |
543 | * ATA_ERR. | |
544 | */ | |
545 | pp->tf.command = ATA_ERR; | |
546 | } | |
547 | ||
8746618d | 548 | if (qc) |
6a575fa9 | 549 | ata_qc_complete(qc, pp->tf.command); |
8746618d TH |
550 | |
551 | sil24_reset_controller(ap); | |
552 | } | |
553 | ||
edb33667 TH |
554 | static inline void sil24_host_intr(struct ata_port *ap) |
555 | { | |
556 | struct ata_queued_cmd *qc = ata_qc_from_tag(ap, ap->active_tag); | |
4f50c3cb | 557 | void *port = (void *)ap->ioaddr.cmd_addr; |
edb33667 TH |
558 | u32 slot_stat; |
559 | ||
560 | slot_stat = readl(port + PORT_SLOT_STAT); | |
561 | if (!(slot_stat & HOST_SSTAT_ATTN)) { | |
6a575fa9 TH |
562 | struct sil24_port_priv *pp = ap->private_data; |
563 | /* | |
564 | * !HOST_SSAT_ATTN guarantees successful completion, | |
565 | * so reading back tf registers is unnecessary for | |
566 | * most commands. TODO: read tf registers for | |
567 | * commands which require these values on successful | |
568 | * completion (EXECUTE DEVICE DIAGNOSTIC, CHECK POWER, | |
569 | * DEVICE RESET and READ PORT MULTIPLIER (any more?). | |
570 | */ | |
571 | sil24_update_tf(ap); | |
572 | ||
edb33667 | 573 | if (qc) |
6a575fa9 | 574 | ata_qc_complete(qc, pp->tf.command); |
8746618d TH |
575 | } else |
576 | sil24_error_intr(ap, slot_stat); | |
edb33667 TH |
577 | } |
578 | ||
579 | static irqreturn_t sil24_interrupt(int irq, void *dev_instance, struct pt_regs *regs) | |
580 | { | |
581 | struct ata_host_set *host_set = dev_instance; | |
582 | struct sil24_host_priv *hpriv = host_set->private_data; | |
583 | unsigned handled = 0; | |
584 | u32 status; | |
585 | int i; | |
586 | ||
587 | status = readl(hpriv->host_base + HOST_IRQ_STAT); | |
588 | ||
06460aea TH |
589 | if (status == 0xffffffff) { |
590 | printk(KERN_ERR DRV_NAME ": IRQ status == 0xffffffff, " | |
591 | "PCI fault or device removal?\n"); | |
592 | goto out; | |
593 | } | |
594 | ||
edb33667 TH |
595 | if (!(status & IRQ_STAT_4PORTS)) |
596 | goto out; | |
597 | ||
598 | spin_lock(&host_set->lock); | |
599 | ||
600 | for (i = 0; i < host_set->n_ports; i++) | |
601 | if (status & (1 << i)) { | |
602 | struct ata_port *ap = host_set->ports[i]; | |
3cc4571c | 603 | if (ap && !(ap->flags & ATA_FLAG_PORT_DISABLED)) { |
edb33667 | 604 | sil24_host_intr(host_set->ports[i]); |
3cc4571c TH |
605 | handled++; |
606 | } else | |
607 | printk(KERN_ERR DRV_NAME | |
608 | ": interrupt from disabled port %d\n", i); | |
edb33667 TH |
609 | } |
610 | ||
611 | spin_unlock(&host_set->lock); | |
612 | out: | |
613 | return IRQ_RETVAL(handled); | |
614 | } | |
615 | ||
616 | static int sil24_port_start(struct ata_port *ap) | |
617 | { | |
618 | struct device *dev = ap->host_set->dev; | |
edb33667 TH |
619 | struct sil24_port_priv *pp; |
620 | struct sil24_cmd_block *cb; | |
621 | size_t cb_size = sizeof(*cb); | |
622 | dma_addr_t cb_dma; | |
623 | ||
624 | pp = kmalloc(sizeof(*pp), GFP_KERNEL); | |
625 | if (!pp) | |
626 | return -ENOMEM; | |
627 | memset(pp, 0, sizeof(*pp)); | |
628 | ||
6a575fa9 TH |
629 | pp->tf.command = ATA_DRDY; |
630 | ||
edb33667 TH |
631 | cb = dma_alloc_coherent(dev, cb_size, &cb_dma, GFP_KERNEL); |
632 | if (!cb) { | |
633 | kfree(pp); | |
634 | return -ENOMEM; | |
635 | } | |
636 | memset(cb, 0, cb_size); | |
637 | ||
edb33667 TH |
638 | pp->cmd_block = cb; |
639 | pp->cmd_block_dma = cb_dma; | |
640 | ||
641 | ap->private_data = pp; | |
642 | ||
643 | return 0; | |
644 | } | |
645 | ||
646 | static void sil24_port_stop(struct ata_port *ap) | |
647 | { | |
648 | struct device *dev = ap->host_set->dev; | |
649 | struct sil24_port_priv *pp = ap->private_data; | |
650 | size_t cb_size = sizeof(*pp->cmd_block); | |
651 | ||
652 | dma_free_coherent(dev, cb_size, pp->cmd_block, pp->cmd_block_dma); | |
653 | kfree(pp); | |
654 | } | |
655 | ||
656 | static void sil24_host_stop(struct ata_host_set *host_set) | |
657 | { | |
658 | struct sil24_host_priv *hpriv = host_set->private_data; | |
659 | ||
660 | iounmap(hpriv->host_base); | |
661 | iounmap(hpriv->port_base); | |
662 | kfree(hpriv); | |
663 | } | |
664 | ||
665 | static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent) | |
666 | { | |
667 | static int printed_version = 0; | |
668 | unsigned int board_id = (unsigned int)ent->driver_data; | |
669 | struct ata_probe_ent *probe_ent = NULL; | |
670 | struct sil24_host_priv *hpriv = NULL; | |
671 | void *host_base = NULL, *port_base = NULL; | |
672 | int i, rc; | |
673 | ||
674 | if (!printed_version++) | |
675 | printk(KERN_DEBUG DRV_NAME " version " DRV_VERSION "\n"); | |
676 | ||
677 | rc = pci_enable_device(pdev); | |
678 | if (rc) | |
679 | return rc; | |
680 | ||
681 | rc = pci_request_regions(pdev, DRV_NAME); | |
682 | if (rc) | |
683 | goto out_disable; | |
684 | ||
685 | rc = -ENOMEM; | |
686 | /* ioremap mmio registers */ | |
687 | host_base = ioremap(pci_resource_start(pdev, 0), | |
688 | pci_resource_len(pdev, 0)); | |
689 | if (!host_base) | |
690 | goto out_free; | |
691 | port_base = ioremap(pci_resource_start(pdev, 2), | |
692 | pci_resource_len(pdev, 2)); | |
693 | if (!port_base) | |
694 | goto out_free; | |
695 | ||
696 | /* allocate & init probe_ent and hpriv */ | |
697 | probe_ent = kmalloc(sizeof(*probe_ent), GFP_KERNEL); | |
698 | if (!probe_ent) | |
699 | goto out_free; | |
700 | ||
701 | hpriv = kmalloc(sizeof(*hpriv), GFP_KERNEL); | |
702 | if (!hpriv) | |
703 | goto out_free; | |
704 | ||
705 | memset(probe_ent, 0, sizeof(*probe_ent)); | |
706 | probe_ent->dev = pci_dev_to_dev(pdev); | |
707 | INIT_LIST_HEAD(&probe_ent->node); | |
708 | ||
709 | probe_ent->sht = sil24_port_info[board_id].sht; | |
710 | probe_ent->host_flags = sil24_port_info[board_id].host_flags; | |
711 | probe_ent->pio_mask = sil24_port_info[board_id].pio_mask; | |
712 | probe_ent->udma_mask = sil24_port_info[board_id].udma_mask; | |
713 | probe_ent->port_ops = sil24_port_info[board_id].port_ops; | |
714 | probe_ent->n_ports = (board_id == BID_SIL3124) ? 4 : 2; | |
715 | ||
716 | probe_ent->irq = pdev->irq; | |
717 | probe_ent->irq_flags = SA_SHIRQ; | |
718 | probe_ent->mmio_base = port_base; | |
719 | probe_ent->private_data = hpriv; | |
720 | ||
721 | memset(hpriv, 0, sizeof(*hpriv)); | |
722 | hpriv->host_base = host_base; | |
723 | hpriv->port_base = port_base; | |
724 | ||
725 | /* | |
726 | * Configure the device | |
727 | */ | |
728 | /* | |
729 | * FIXME: This device is certainly 64-bit capable. We just | |
730 | * don't know how to use it. After fixing 32bit activation in | |
731 | * this function, enable 64bit masks here. | |
732 | */ | |
733 | rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK); | |
734 | if (rc) { | |
735 | printk(KERN_ERR DRV_NAME "(%s): 32-bit DMA enable failed\n", | |
736 | pci_name(pdev)); | |
737 | goto out_free; | |
738 | } | |
739 | rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK); | |
740 | if (rc) { | |
741 | printk(KERN_ERR DRV_NAME "(%s): 32-bit consistent DMA enable failed\n", | |
742 | pci_name(pdev)); | |
743 | goto out_free; | |
744 | } | |
745 | ||
746 | /* GPIO off */ | |
747 | writel(0, host_base + HOST_FLASH_CMD); | |
748 | ||
749 | /* Mask interrupts during initialization */ | |
750 | writel(0, host_base + HOST_CTRL); | |
751 | ||
752 | for (i = 0; i < probe_ent->n_ports; i++) { | |
753 | void *port = port_base + i * PORT_REGS_SIZE; | |
754 | unsigned long portu = (unsigned long)port; | |
755 | u32 tmp; | |
756 | int cnt; | |
757 | ||
4f50c3cb | 758 | probe_ent->port[i].cmd_addr = portu + PORT_PRB; |
edb33667 TH |
759 | probe_ent->port[i].scr_addr = portu + PORT_SCONTROL; |
760 | ||
761 | ata_std_ports(&probe_ent->port[i]); | |
762 | ||
763 | /* Initial PHY setting */ | |
764 | writel(0x20c, port + PORT_PHY_CFG); | |
765 | ||
766 | /* Clear port RST */ | |
767 | tmp = readl(port + PORT_CTRL_STAT); | |
768 | if (tmp & PORT_CS_PORT_RST) { | |
769 | writel(PORT_CS_PORT_RST, port + PORT_CTRL_CLR); | |
770 | readl(port + PORT_CTRL_STAT); /* sync */ | |
771 | for (cnt = 0; cnt < 10; cnt++) { | |
772 | msleep(10); | |
773 | tmp = readl(port + PORT_CTRL_STAT); | |
774 | if (!(tmp & PORT_CS_PORT_RST)) | |
775 | break; | |
776 | } | |
777 | if (tmp & PORT_CS_PORT_RST) | |
778 | printk(KERN_ERR DRV_NAME | |
779 | "(%s): failed to clear port RST\n", | |
780 | pci_name(pdev)); | |
781 | } | |
782 | ||
783 | /* Zero error counters. */ | |
784 | writel(0x8000, port + PORT_DECODE_ERR_THRESH); | |
785 | writel(0x8000, port + PORT_CRC_ERR_THRESH); | |
786 | writel(0x8000, port + PORT_HSHK_ERR_THRESH); | |
787 | writel(0x0000, port + PORT_DECODE_ERR_CNT); | |
788 | writel(0x0000, port + PORT_CRC_ERR_CNT); | |
789 | writel(0x0000, port + PORT_HSHK_ERR_CNT); | |
790 | ||
791 | /* FIXME: 32bit activation? */ | |
792 | writel(0, port + PORT_ACTIVATE_UPPER_ADDR); | |
793 | writel(PORT_CS_32BIT_ACTV, port + PORT_CTRL_STAT); | |
794 | ||
795 | /* Configure interrupts */ | |
796 | writel(0xffff, port + PORT_IRQ_ENABLE_CLR); | |
797 | writel(PORT_IRQ_COMPLETE | PORT_IRQ_ERROR | PORT_IRQ_SDB_FIS, | |
798 | port + PORT_IRQ_ENABLE_SET); | |
799 | ||
800 | /* Clear interrupts */ | |
801 | writel(0x0fff0fff, port + PORT_IRQ_STAT); | |
802 | writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_CLR); | |
923f1225 TH |
803 | |
804 | /* Clear port multiplier enable and resume bits */ | |
805 | writel(PORT_CS_PM_EN | PORT_CS_RESUME, port + PORT_CTRL_CLR); | |
806 | ||
807 | /* Reset itself */ | |
808 | if (__sil24_reset_controller(port)) | |
809 | printk(KERN_ERR DRV_NAME | |
810 | "(%s): failed to reset controller\n", | |
811 | pci_name(pdev)); | |
edb33667 TH |
812 | } |
813 | ||
814 | /* Turn on interrupts */ | |
815 | writel(IRQ_STAT_4PORTS, host_base + HOST_CTRL); | |
816 | ||
817 | pci_set_master(pdev); | |
818 | ||
1483467f | 819 | /* FIXME: check ata_device_add return value */ |
edb33667 TH |
820 | ata_device_add(probe_ent); |
821 | ||
822 | kfree(probe_ent); | |
823 | return 0; | |
824 | ||
825 | out_free: | |
826 | if (host_base) | |
827 | iounmap(host_base); | |
828 | if (port_base) | |
829 | iounmap(port_base); | |
830 | kfree(probe_ent); | |
831 | kfree(hpriv); | |
832 | pci_release_regions(pdev); | |
833 | out_disable: | |
834 | pci_disable_device(pdev); | |
835 | return rc; | |
836 | } | |
837 | ||
838 | static int __init sil24_init(void) | |
839 | { | |
840 | return pci_module_init(&sil24_pci_driver); | |
841 | } | |
842 | ||
843 | static void __exit sil24_exit(void) | |
844 | { | |
845 | pci_unregister_driver(&sil24_pci_driver); | |
846 | } | |
847 | ||
848 | MODULE_AUTHOR("Tejun Heo"); | |
849 | MODULE_DESCRIPTION("Silicon Image 3124/3132 SATA low-level driver"); | |
850 | MODULE_LICENSE("GPL"); | |
851 | MODULE_DEVICE_TABLE(pci, sil24_pci_tbl); | |
852 | ||
853 | module_init(sil24_init); | |
854 | module_exit(sil24_exit); |