]>
Commit | Line | Data |
---|---|---|
1053d35f RR |
1 | /****************************************************************************** |
2 | * | |
1f447808 | 3 | * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved. |
1053d35f RR |
4 | * |
5 | * Portions of this file are derived from the ipw3945 project, as well | |
6 | * as portions of the ieee80211 subsystem header files. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify it | |
9 | * under the terms of version 2 of the GNU General Public License as | |
10 | * published by the Free Software Foundation. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
13 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
14 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
15 | * more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License along with | |
18 | * this program; if not, write to the Free Software Foundation, Inc., | |
19 | * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA | |
20 | * | |
21 | * The full GNU General Public License is included in this distribution in the | |
22 | * file called LICENSE. | |
23 | * | |
24 | * Contact Information: | |
759ef89f | 25 | * Intel Linux Wireless <ilw@linux.intel.com> |
1053d35f RR |
26 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
27 | * | |
28 | *****************************************************************************/ | |
29 | ||
fd4abac5 | 30 | #include <linux/etherdevice.h> |
d43c36dc | 31 | #include <linux/sched.h> |
1053d35f RR |
32 | #include <net/mac80211.h> |
33 | #include "iwl-eeprom.h" | |
34 | #include "iwl-dev.h" | |
35 | #include "iwl-core.h" | |
36 | #include "iwl-sta.h" | |
37 | #include "iwl-io.h" | |
38 | #include "iwl-helpers.h" | |
39 | ||
30e553e3 TW |
40 | static const u16 default_tid_to_tx_fifo[] = { |
41 | IWL_TX_FIFO_AC1, | |
42 | IWL_TX_FIFO_AC0, | |
43 | IWL_TX_FIFO_AC0, | |
44 | IWL_TX_FIFO_AC1, | |
45 | IWL_TX_FIFO_AC2, | |
46 | IWL_TX_FIFO_AC2, | |
47 | IWL_TX_FIFO_AC3, | |
48 | IWL_TX_FIFO_AC3, | |
49 | IWL_TX_FIFO_NONE, | |
50 | IWL_TX_FIFO_NONE, | |
51 | IWL_TX_FIFO_NONE, | |
52 | IWL_TX_FIFO_NONE, | |
53 | IWL_TX_FIFO_NONE, | |
54 | IWL_TX_FIFO_NONE, | |
55 | IWL_TX_FIFO_NONE, | |
56 | IWL_TX_FIFO_NONE, | |
57 | IWL_TX_FIFO_AC3 | |
58 | }; | |
59 | ||
4ddbb7d0 TW |
60 | static inline int iwl_alloc_dma_ptr(struct iwl_priv *priv, |
61 | struct iwl_dma_ptr *ptr, size_t size) | |
62 | { | |
f36d04ab SG |
63 | ptr->addr = dma_alloc_coherent(&priv->pci_dev->dev, size, &ptr->dma, |
64 | GFP_KERNEL); | |
4ddbb7d0 TW |
65 | if (!ptr->addr) |
66 | return -ENOMEM; | |
67 | ptr->size = size; | |
68 | return 0; | |
69 | } | |
70 | ||
71 | static inline void iwl_free_dma_ptr(struct iwl_priv *priv, | |
72 | struct iwl_dma_ptr *ptr) | |
73 | { | |
74 | if (unlikely(!ptr->addr)) | |
75 | return; | |
76 | ||
f36d04ab | 77 | dma_free_coherent(&priv->pci_dev->dev, ptr->size, ptr->addr, ptr->dma); |
4ddbb7d0 TW |
78 | memset(ptr, 0, sizeof(*ptr)); |
79 | } | |
80 | ||
fd4abac5 TW |
81 | /** |
82 | * iwl_txq_update_write_ptr - Send new write index to hardware | |
83 | */ | |
7bfedc59 | 84 | void iwl_txq_update_write_ptr(struct iwl_priv *priv, struct iwl_tx_queue *txq) |
fd4abac5 TW |
85 | { |
86 | u32 reg = 0; | |
fd4abac5 TW |
87 | int txq_id = txq->q.id; |
88 | ||
89 | if (txq->need_update == 0) | |
7bfedc59 | 90 | return; |
fd4abac5 TW |
91 | |
92 | /* if we're trying to save power */ | |
93 | if (test_bit(STATUS_POWER_PMI, &priv->status)) { | |
94 | /* wake up nic if it's powered down ... | |
95 | * uCode will wake up, and interrupt us again, so next | |
96 | * time we'll skip this part. */ | |
97 | reg = iwl_read32(priv, CSR_UCODE_DRV_GP1); | |
98 | ||
99 | if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) { | |
309e731a BC |
100 | IWL_DEBUG_INFO(priv, "Tx queue %d requesting wakeup, GP1 = 0x%x\n", |
101 | txq_id, reg); | |
fd4abac5 TW |
102 | iwl_set_bit(priv, CSR_GP_CNTRL, |
103 | CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ); | |
7bfedc59 | 104 | return; |
fd4abac5 TW |
105 | } |
106 | ||
fd4abac5 TW |
107 | iwl_write_direct32(priv, HBUS_TARG_WRPTR, |
108 | txq->q.write_ptr | (txq_id << 8)); | |
fd4abac5 TW |
109 | |
110 | /* else not in power-save mode, uCode will never sleep when we're | |
111 | * trying to tx (during RFKILL, we're not trying to tx). */ | |
112 | } else | |
113 | iwl_write32(priv, HBUS_TARG_WRPTR, | |
114 | txq->q.write_ptr | (txq_id << 8)); | |
115 | ||
116 | txq->need_update = 0; | |
fd4abac5 TW |
117 | } |
118 | EXPORT_SYMBOL(iwl_txq_update_write_ptr); | |
119 | ||
120 | ||
1053d35f RR |
121 | /** |
122 | * iwl_tx_queue_free - Deallocate DMA queue. | |
123 | * @txq: Transmit queue to deallocate. | |
124 | * | |
125 | * Empty queue by removing and destroying all BD's. | |
126 | * Free all buffers. | |
127 | * 0-fill, but do not free "txq" descriptor structure. | |
128 | */ | |
a8e74e27 | 129 | void iwl_tx_queue_free(struct iwl_priv *priv, int txq_id) |
1053d35f | 130 | { |
da99c4b6 | 131 | struct iwl_tx_queue *txq = &priv->txq[txq_id]; |
443cfd45 | 132 | struct iwl_queue *q = &txq->q; |
f36d04ab | 133 | struct device *dev = &priv->pci_dev->dev; |
71c55d90 | 134 | int i; |
1053d35f RR |
135 | |
136 | if (q->n_bd == 0) | |
137 | return; | |
138 | ||
139 | /* first, empty all BD's */ | |
140 | for (; q->write_ptr != q->read_ptr; | |
141 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) | |
7aaa1d79 | 142 | priv->cfg->ops->lib->txq_free_tfd(priv, txq); |
1053d35f | 143 | |
1053d35f | 144 | /* De-alloc array of command/tx buffers */ |
961ba60a | 145 | for (i = 0; i < TFD_TX_CMD_SLOTS; i++) |
da99c4b6 | 146 | kfree(txq->cmd[i]); |
1053d35f RR |
147 | |
148 | /* De-alloc circular buffer of TFDs */ | |
149 | if (txq->q.n_bd) | |
f36d04ab SG |
150 | dma_free_coherent(dev, priv->hw_params.tfd_size * |
151 | txq->q.n_bd, txq->tfds, txq->q.dma_addr); | |
1053d35f RR |
152 | |
153 | /* De-alloc array of per-TFD driver data */ | |
154 | kfree(txq->txb); | |
155 | txq->txb = NULL; | |
156 | ||
c2acea8e JB |
157 | /* deallocate arrays */ |
158 | kfree(txq->cmd); | |
159 | kfree(txq->meta); | |
160 | txq->cmd = NULL; | |
161 | txq->meta = NULL; | |
162 | ||
1053d35f RR |
163 | /* 0-fill queue descriptor structure */ |
164 | memset(txq, 0, sizeof(*txq)); | |
165 | } | |
a8e74e27 | 166 | EXPORT_SYMBOL(iwl_tx_queue_free); |
961ba60a TW |
167 | |
168 | /** | |
169 | * iwl_cmd_queue_free - Deallocate DMA queue. | |
170 | * @txq: Transmit queue to deallocate. | |
171 | * | |
172 | * Empty queue by removing and destroying all BD's. | |
173 | * Free all buffers. | |
174 | * 0-fill, but do not free "txq" descriptor structure. | |
175 | */ | |
3e5d238f | 176 | void iwl_cmd_queue_free(struct iwl_priv *priv) |
961ba60a TW |
177 | { |
178 | struct iwl_tx_queue *txq = &priv->txq[IWL_CMD_QUEUE_NUM]; | |
179 | struct iwl_queue *q = &txq->q; | |
f36d04ab | 180 | struct device *dev = &priv->pci_dev->dev; |
71c55d90 | 181 | int i; |
961ba60a TW |
182 | |
183 | if (q->n_bd == 0) | |
184 | return; | |
185 | ||
961ba60a TW |
186 | /* De-alloc array of command/tx buffers */ |
187 | for (i = 0; i <= TFD_CMD_SLOTS; i++) | |
188 | kfree(txq->cmd[i]); | |
189 | ||
190 | /* De-alloc circular buffer of TFDs */ | |
191 | if (txq->q.n_bd) | |
f36d04ab SG |
192 | dma_free_coherent(dev, priv->hw_params.tfd_size * txq->q.n_bd, |
193 | txq->tfds, txq->q.dma_addr); | |
961ba60a | 194 | |
28142986 RC |
195 | /* deallocate arrays */ |
196 | kfree(txq->cmd); | |
197 | kfree(txq->meta); | |
198 | txq->cmd = NULL; | |
199 | txq->meta = NULL; | |
200 | ||
961ba60a TW |
201 | /* 0-fill queue descriptor structure */ |
202 | memset(txq, 0, sizeof(*txq)); | |
203 | } | |
3e5d238f AK |
204 | EXPORT_SYMBOL(iwl_cmd_queue_free); |
205 | ||
fd4abac5 TW |
206 | /*************** DMA-QUEUE-GENERAL-FUNCTIONS ***** |
207 | * DMA services | |
208 | * | |
209 | * Theory of operation | |
210 | * | |
211 | * A Tx or Rx queue resides in host DRAM, and is comprised of a circular buffer | |
212 | * of buffer descriptors, each of which points to one or more data buffers for | |
213 | * the device to read from or fill. Driver and device exchange status of each | |
214 | * queue via "read" and "write" pointers. Driver keeps minimum of 2 empty | |
215 | * entries in each circular buffer, to protect against confusing empty and full | |
216 | * queue states. | |
217 | * | |
218 | * The device reads or writes the data in the queues via the device's several | |
219 | * DMA/FIFO channels. Each queue is mapped to a single DMA channel. | |
220 | * | |
221 | * For Tx queue, there are low mark and high mark limits. If, after queuing | |
222 | * the packet for Tx, free space become < low mark, Tx queue stopped. When | |
223 | * reclaiming packets (on 'tx done IRQ), if free space become > high mark, | |
224 | * Tx queue resumed. | |
225 | * | |
226 | * See more detailed info in iwl-4965-hw.h. | |
227 | ***************************************************/ | |
228 | ||
229 | int iwl_queue_space(const struct iwl_queue *q) | |
230 | { | |
231 | int s = q->read_ptr - q->write_ptr; | |
232 | ||
233 | if (q->read_ptr > q->write_ptr) | |
234 | s -= q->n_bd; | |
235 | ||
236 | if (s <= 0) | |
237 | s += q->n_window; | |
238 | /* keep some reserve to not confuse empty and full situations */ | |
239 | s -= 2; | |
240 | if (s < 0) | |
241 | s = 0; | |
242 | return s; | |
243 | } | |
244 | EXPORT_SYMBOL(iwl_queue_space); | |
245 | ||
246 | ||
1053d35f RR |
247 | /** |
248 | * iwl_queue_init - Initialize queue's high/low-water and read/write indexes | |
249 | */ | |
443cfd45 | 250 | static int iwl_queue_init(struct iwl_priv *priv, struct iwl_queue *q, |
1053d35f RR |
251 | int count, int slots_num, u32 id) |
252 | { | |
253 | q->n_bd = count; | |
254 | q->n_window = slots_num; | |
255 | q->id = id; | |
256 | ||
257 | /* count must be power-of-two size, otherwise iwl_queue_inc_wrap | |
258 | * and iwl_queue_dec_wrap are broken. */ | |
259 | BUG_ON(!is_power_of_2(count)); | |
260 | ||
261 | /* slots_num must be power-of-two size, otherwise | |
262 | * get_cmd_index is broken. */ | |
263 | BUG_ON(!is_power_of_2(slots_num)); | |
264 | ||
265 | q->low_mark = q->n_window / 4; | |
266 | if (q->low_mark < 4) | |
267 | q->low_mark = 4; | |
268 | ||
269 | q->high_mark = q->n_window / 8; | |
270 | if (q->high_mark < 2) | |
271 | q->high_mark = 2; | |
272 | ||
273 | q->write_ptr = q->read_ptr = 0; | |
274 | ||
275 | return 0; | |
276 | } | |
277 | ||
278 | /** | |
279 | * iwl_tx_queue_alloc - Alloc driver data and TFD CB for one Tx/cmd queue | |
280 | */ | |
281 | static int iwl_tx_queue_alloc(struct iwl_priv *priv, | |
16466903 | 282 | struct iwl_tx_queue *txq, u32 id) |
1053d35f | 283 | { |
f36d04ab | 284 | struct device *dev = &priv->pci_dev->dev; |
3978e5bc | 285 | size_t tfd_sz = priv->hw_params.tfd_size * TFD_QUEUE_SIZE_MAX; |
1053d35f RR |
286 | |
287 | /* Driver private data, only for Tx (not command) queues, | |
288 | * not shared with device. */ | |
289 | if (id != IWL_CMD_QUEUE_NUM) { | |
290 | txq->txb = kmalloc(sizeof(txq->txb[0]) * | |
291 | TFD_QUEUE_SIZE_MAX, GFP_KERNEL); | |
292 | if (!txq->txb) { | |
15b1687c | 293 | IWL_ERR(priv, "kmalloc for auxiliary BD " |
1053d35f RR |
294 | "structures failed\n"); |
295 | goto error; | |
296 | } | |
3978e5bc | 297 | } else { |
1053d35f | 298 | txq->txb = NULL; |
3978e5bc | 299 | } |
1053d35f RR |
300 | |
301 | /* Circular buffer of transmit frame descriptors (TFDs), | |
302 | * shared with device */ | |
f36d04ab SG |
303 | txq->tfds = dma_alloc_coherent(dev, tfd_sz, &txq->q.dma_addr, |
304 | GFP_KERNEL); | |
499b1883 | 305 | if (!txq->tfds) { |
3978e5bc | 306 | IWL_ERR(priv, "pci_alloc_consistent(%zd) failed\n", tfd_sz); |
1053d35f RR |
307 | goto error; |
308 | } | |
309 | txq->q.id = id; | |
310 | ||
311 | return 0; | |
312 | ||
313 | error: | |
314 | kfree(txq->txb); | |
315 | txq->txb = NULL; | |
316 | ||
317 | return -ENOMEM; | |
318 | } | |
319 | ||
1053d35f RR |
320 | /** |
321 | * iwl_tx_queue_init - Allocate and initialize one tx/cmd queue | |
322 | */ | |
a8e74e27 SO |
323 | int iwl_tx_queue_init(struct iwl_priv *priv, struct iwl_tx_queue *txq, |
324 | int slots_num, u32 txq_id) | |
1053d35f | 325 | { |
da99c4b6 | 326 | int i, len; |
73b7d742 | 327 | int ret; |
c2acea8e | 328 | int actual_slots = slots_num; |
1053d35f RR |
329 | |
330 | /* | |
331 | * Alloc buffer array for commands (Tx or other types of commands). | |
332 | * For the command queue (#4), allocate command space + one big | |
333 | * command for scan, since scan command is very huge; the system will | |
334 | * not have two scans at the same time, so only one is needed. | |
335 | * For normal Tx queues (all other queues), no super-size command | |
336 | * space is needed. | |
337 | */ | |
c2acea8e JB |
338 | if (txq_id == IWL_CMD_QUEUE_NUM) |
339 | actual_slots++; | |
340 | ||
341 | txq->meta = kzalloc(sizeof(struct iwl_cmd_meta) * actual_slots, | |
342 | GFP_KERNEL); | |
343 | txq->cmd = kzalloc(sizeof(struct iwl_device_cmd *) * actual_slots, | |
344 | GFP_KERNEL); | |
345 | ||
346 | if (!txq->meta || !txq->cmd) | |
347 | goto out_free_arrays; | |
348 | ||
349 | len = sizeof(struct iwl_device_cmd); | |
350 | for (i = 0; i < actual_slots; i++) { | |
351 | /* only happens for cmd queue */ | |
352 | if (i == slots_num) | |
353 | len += IWL_MAX_SCAN_SIZE; | |
da99c4b6 | 354 | |
49898852 | 355 | txq->cmd[i] = kmalloc(len, GFP_KERNEL); |
da99c4b6 | 356 | if (!txq->cmd[i]) |
73b7d742 | 357 | goto err; |
da99c4b6 | 358 | } |
1053d35f RR |
359 | |
360 | /* Alloc driver data array and TFD circular buffer */ | |
73b7d742 TW |
361 | ret = iwl_tx_queue_alloc(priv, txq, txq_id); |
362 | if (ret) | |
363 | goto err; | |
1053d35f | 364 | |
1053d35f RR |
365 | txq->need_update = 0; |
366 | ||
1a716557 JB |
367 | /* |
368 | * Aggregation TX queues will get their ID when aggregation begins; | |
369 | * they overwrite the setting done here. The command FIFO doesn't | |
370 | * need an swq_id so don't set one to catch errors, all others can | |
371 | * be set up to the identity mapping. | |
372 | */ | |
373 | if (txq_id != IWL_CMD_QUEUE_NUM) | |
45af8195 JB |
374 | txq->swq_id = txq_id; |
375 | ||
1053d35f RR |
376 | /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise |
377 | * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */ | |
378 | BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1)); | |
379 | ||
380 | /* Initialize queue's high/low-water marks, and head/tail indexes */ | |
381 | iwl_queue_init(priv, &txq->q, TFD_QUEUE_SIZE_MAX, slots_num, txq_id); | |
382 | ||
383 | /* Tell device where to find queue */ | |
a8e74e27 | 384 | priv->cfg->ops->lib->txq_init(priv, txq); |
1053d35f RR |
385 | |
386 | return 0; | |
73b7d742 | 387 | err: |
c2acea8e | 388 | for (i = 0; i < actual_slots; i++) |
73b7d742 | 389 | kfree(txq->cmd[i]); |
c2acea8e JB |
390 | out_free_arrays: |
391 | kfree(txq->meta); | |
392 | kfree(txq->cmd); | |
73b7d742 | 393 | |
73b7d742 | 394 | return -ENOMEM; |
1053d35f | 395 | } |
a8e74e27 SO |
396 | EXPORT_SYMBOL(iwl_tx_queue_init); |
397 | ||
da1bc453 TW |
398 | /** |
399 | * iwl_hw_txq_ctx_free - Free TXQ Context | |
400 | * | |
401 | * Destroy all TX DMA queues and structures | |
402 | */ | |
403 | void iwl_hw_txq_ctx_free(struct iwl_priv *priv) | |
404 | { | |
405 | int txq_id; | |
406 | ||
407 | /* Tx queues */ | |
77ca7d9e | 408 | if (priv->txq) { |
88804e2b WYG |
409 | for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; |
410 | txq_id++) | |
411 | if (txq_id == IWL_CMD_QUEUE_NUM) | |
412 | iwl_cmd_queue_free(priv); | |
413 | else | |
414 | iwl_tx_queue_free(priv, txq_id); | |
77ca7d9e | 415 | } |
4ddbb7d0 TW |
416 | iwl_free_dma_ptr(priv, &priv->kw); |
417 | ||
418 | iwl_free_dma_ptr(priv, &priv->scd_bc_tbls); | |
88804e2b WYG |
419 | |
420 | /* free tx queue structure */ | |
421 | iwl_free_txq_mem(priv); | |
da1bc453 TW |
422 | } |
423 | EXPORT_SYMBOL(iwl_hw_txq_ctx_free); | |
424 | ||
1053d35f RR |
425 | /** |
426 | * iwl_txq_ctx_reset - Reset TX queue context | |
a96a27f9 | 427 | * Destroys all DMA structures and initialize them again |
1053d35f RR |
428 | * |
429 | * @param priv | |
430 | * @return error code | |
431 | */ | |
432 | int iwl_txq_ctx_reset(struct iwl_priv *priv) | |
433 | { | |
434 | int ret = 0; | |
435 | int txq_id, slots_num; | |
da1bc453 | 436 | unsigned long flags; |
1053d35f | 437 | |
1053d35f RR |
438 | /* Free all tx/cmd queues and keep-warm buffer */ |
439 | iwl_hw_txq_ctx_free(priv); | |
440 | ||
4ddbb7d0 TW |
441 | ret = iwl_alloc_dma_ptr(priv, &priv->scd_bc_tbls, |
442 | priv->hw_params.scd_bc_tbls_size); | |
443 | if (ret) { | |
15b1687c | 444 | IWL_ERR(priv, "Scheduler BC Table allocation failed\n"); |
4ddbb7d0 TW |
445 | goto error_bc_tbls; |
446 | } | |
1053d35f | 447 | /* Alloc keep-warm buffer */ |
4ddbb7d0 | 448 | ret = iwl_alloc_dma_ptr(priv, &priv->kw, IWL_KW_SIZE); |
1053d35f | 449 | if (ret) { |
15b1687c | 450 | IWL_ERR(priv, "Keep Warm allocation failed\n"); |
1053d35f RR |
451 | goto error_kw; |
452 | } | |
88804e2b WYG |
453 | |
454 | /* allocate tx queue structure */ | |
455 | ret = iwl_alloc_txq_mem(priv); | |
456 | if (ret) | |
457 | goto error; | |
458 | ||
da1bc453 | 459 | spin_lock_irqsave(&priv->lock, flags); |
1053d35f RR |
460 | |
461 | /* Turn off all Tx DMA fifos */ | |
da1bc453 TW |
462 | priv->cfg->ops->lib->txq_set_sched(priv, 0); |
463 | ||
4ddbb7d0 TW |
464 | /* Tell NIC where to find the "keep warm" buffer */ |
465 | iwl_write_direct32(priv, FH_KW_MEM_ADDR_REG, priv->kw.dma >> 4); | |
466 | ||
da1bc453 TW |
467 | spin_unlock_irqrestore(&priv->lock, flags); |
468 | ||
da1bc453 | 469 | /* Alloc and init all Tx queues, including the command queue (#4) */ |
1053d35f RR |
470 | for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) { |
471 | slots_num = (txq_id == IWL_CMD_QUEUE_NUM) ? | |
472 | TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS; | |
473 | ret = iwl_tx_queue_init(priv, &priv->txq[txq_id], slots_num, | |
474 | txq_id); | |
475 | if (ret) { | |
15b1687c | 476 | IWL_ERR(priv, "Tx %d queue init failed\n", txq_id); |
1053d35f RR |
477 | goto error; |
478 | } | |
479 | } | |
480 | ||
481 | return ret; | |
482 | ||
483 | error: | |
484 | iwl_hw_txq_ctx_free(priv); | |
4ddbb7d0 | 485 | iwl_free_dma_ptr(priv, &priv->kw); |
1053d35f | 486 | error_kw: |
4ddbb7d0 TW |
487 | iwl_free_dma_ptr(priv, &priv->scd_bc_tbls); |
488 | error_bc_tbls: | |
1053d35f RR |
489 | return ret; |
490 | } | |
a33c2f47 | 491 | |
da1bc453 TW |
492 | /** |
493 | * iwl_txq_ctx_stop - Stop all Tx DMA channels, free Tx queue memory | |
494 | */ | |
495 | void iwl_txq_ctx_stop(struct iwl_priv *priv) | |
496 | { | |
f3f911d1 | 497 | int ch; |
da1bc453 TW |
498 | unsigned long flags; |
499 | ||
da1bc453 TW |
500 | /* Turn off all Tx DMA fifos */ |
501 | spin_lock_irqsave(&priv->lock, flags); | |
da1bc453 TW |
502 | |
503 | priv->cfg->ops->lib->txq_set_sched(priv, 0); | |
504 | ||
505 | /* Stop each Tx DMA channel, and wait for it to be idle */ | |
f3f911d1 ZY |
506 | for (ch = 0; ch < priv->hw_params.dma_chnl_num; ch++) { |
507 | iwl_write_direct32(priv, FH_TCSR_CHNL_TX_CONFIG_REG(ch), 0x0); | |
da1bc453 | 508 | iwl_poll_direct_bit(priv, FH_TSSR_TX_STATUS_REG, |
f3f911d1 | 509 | FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(ch), |
f056658b | 510 | 1000); |
da1bc453 | 511 | } |
da1bc453 TW |
512 | spin_unlock_irqrestore(&priv->lock, flags); |
513 | ||
514 | /* Deallocate memory for all Tx queues */ | |
515 | iwl_hw_txq_ctx_free(priv); | |
516 | } | |
517 | EXPORT_SYMBOL(iwl_txq_ctx_stop); | |
fd4abac5 TW |
518 | |
519 | /* | |
520 | * handle build REPLY_TX command notification. | |
521 | */ | |
522 | static void iwl_tx_cmd_build_basic(struct iwl_priv *priv, | |
523 | struct iwl_tx_cmd *tx_cmd, | |
e039fa4a | 524 | struct ieee80211_tx_info *info, |
fd4abac5 | 525 | struct ieee80211_hdr *hdr, |
0e7690f1 | 526 | u8 std_id) |
fd4abac5 | 527 | { |
fd7c8a40 | 528 | __le16 fc = hdr->frame_control; |
fd4abac5 TW |
529 | __le32 tx_flags = tx_cmd->tx_flags; |
530 | ||
531 | tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE; | |
e039fa4a | 532 | if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) { |
fd4abac5 | 533 | tx_flags |= TX_CMD_FLG_ACK_MSK; |
fd7c8a40 | 534 | if (ieee80211_is_mgmt(fc)) |
fd4abac5 | 535 | tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK; |
fd7c8a40 | 536 | if (ieee80211_is_probe_resp(fc) && |
fd4abac5 TW |
537 | !(le16_to_cpu(hdr->seq_ctrl) & 0xf)) |
538 | tx_flags |= TX_CMD_FLG_TSF_MSK; | |
539 | } else { | |
540 | tx_flags &= (~TX_CMD_FLG_ACK_MSK); | |
541 | tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK; | |
542 | } | |
543 | ||
fd7c8a40 | 544 | if (ieee80211_is_back_req(fc)) |
fd4abac5 TW |
545 | tx_flags |= TX_CMD_FLG_ACK_MSK | TX_CMD_FLG_IMM_BA_RSP_MASK; |
546 | ||
547 | ||
548 | tx_cmd->sta_id = std_id; | |
8b7b1e05 | 549 | if (ieee80211_has_morefrags(fc)) |
fd4abac5 TW |
550 | tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK; |
551 | ||
fd7c8a40 HH |
552 | if (ieee80211_is_data_qos(fc)) { |
553 | u8 *qc = ieee80211_get_qos_ctl(hdr); | |
fd4abac5 TW |
554 | tx_cmd->tid_tspec = qc[0] & 0xf; |
555 | tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK; | |
556 | } else { | |
557 | tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK; | |
558 | } | |
559 | ||
a326a5d0 | 560 | priv->cfg->ops->utils->rts_tx_cmd_flag(info, &tx_flags); |
fd4abac5 TW |
561 | |
562 | if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK)) | |
563 | tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK; | |
564 | ||
565 | tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK); | |
fd7c8a40 HH |
566 | if (ieee80211_is_mgmt(fc)) { |
567 | if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc)) | |
fd4abac5 TW |
568 | tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3); |
569 | else | |
570 | tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2); | |
571 | } else { | |
572 | tx_cmd->timeout.pm_frame_timeout = 0; | |
573 | } | |
574 | ||
575 | tx_cmd->driver_txop = 0; | |
576 | tx_cmd->tx_flags = tx_flags; | |
577 | tx_cmd->next_frame_len = 0; | |
578 | } | |
579 | ||
580 | #define RTS_HCCA_RETRY_LIMIT 3 | |
581 | #define RTS_DFAULT_RETRY_LIMIT 60 | |
582 | ||
583 | static void iwl_tx_cmd_build_rate(struct iwl_priv *priv, | |
584 | struct iwl_tx_cmd *tx_cmd, | |
e039fa4a | 585 | struct ieee80211_tx_info *info, |
b58ef214 | 586 | __le16 fc, int is_hcca) |
fd4abac5 | 587 | { |
b58ef214 | 588 | u32 rate_flags; |
76eff18b | 589 | int rate_idx; |
b58ef214 DH |
590 | u8 rts_retry_limit; |
591 | u8 data_retry_limit; | |
fd4abac5 | 592 | u8 rate_plcp; |
2e92e6f2 | 593 | |
b58ef214 | 594 | /* Set retry limit on DATA packets and Probe Responses*/ |
1f0436f4 | 595 | if (ieee80211_is_probe_resp(fc)) |
b58ef214 DH |
596 | data_retry_limit = 3; |
597 | else | |
598 | data_retry_limit = IWL_DEFAULT_TX_RETRY; | |
599 | tx_cmd->data_retry_limit = data_retry_limit; | |
fd4abac5 | 600 | |
b58ef214 DH |
601 | /* Set retry limit on RTS packets */ |
602 | rts_retry_limit = (is_hcca) ? RTS_HCCA_RETRY_LIMIT : | |
603 | RTS_DFAULT_RETRY_LIMIT; | |
604 | if (data_retry_limit < rts_retry_limit) | |
605 | rts_retry_limit = data_retry_limit; | |
606 | tx_cmd->rts_retry_limit = rts_retry_limit; | |
fd4abac5 | 607 | |
b58ef214 DH |
608 | /* DATA packets will use the uCode station table for rate/antenna |
609 | * selection */ | |
fd4abac5 TW |
610 | if (ieee80211_is_data(fc)) { |
611 | tx_cmd->initial_rate_index = 0; | |
612 | tx_cmd->tx_flags |= TX_CMD_FLG_STA_RATE_MSK; | |
b58ef214 DH |
613 | return; |
614 | } | |
615 | ||
616 | /** | |
617 | * If the current TX rate stored in mac80211 has the MCS bit set, it's | |
618 | * not really a TX rate. Thus, we use the lowest supported rate for | |
619 | * this band. Also use the lowest supported rate if the stored rate | |
620 | * index is invalid. | |
621 | */ | |
622 | rate_idx = info->control.rates[0].idx; | |
623 | if (info->control.rates[0].flags & IEEE80211_TX_RC_MCS || | |
624 | (rate_idx < 0) || (rate_idx > IWL_RATE_COUNT_LEGACY)) | |
625 | rate_idx = rate_lowest_index(&priv->bands[info->band], | |
626 | info->control.sta); | |
627 | /* For 5 GHZ band, remap mac80211 rate indices into driver indices */ | |
628 | if (info->band == IEEE80211_BAND_5GHZ) | |
629 | rate_idx += IWL_FIRST_OFDM_RATE; | |
630 | /* Get PLCP rate for tx_cmd->rate_n_flags */ | |
631 | rate_plcp = iwl_rates[rate_idx].plcp; | |
632 | /* Zero out flags for this packet */ | |
633 | rate_flags = 0; | |
fd4abac5 | 634 | |
b58ef214 DH |
635 | /* Set CCK flag as needed */ |
636 | if ((rate_idx >= IWL_FIRST_CCK_RATE) && (rate_idx <= IWL_LAST_CCK_RATE)) | |
637 | rate_flags |= RATE_MCS_CCK_MSK; | |
638 | ||
639 | /* Set up RTS and CTS flags for certain packets */ | |
640 | switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) { | |
641 | case cpu_to_le16(IEEE80211_STYPE_AUTH): | |
642 | case cpu_to_le16(IEEE80211_STYPE_DEAUTH): | |
643 | case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ): | |
644 | case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ): | |
645 | if (tx_cmd->tx_flags & TX_CMD_FLG_RTS_MSK) { | |
646 | tx_cmd->tx_flags &= ~TX_CMD_FLG_RTS_MSK; | |
647 | tx_cmd->tx_flags |= TX_CMD_FLG_CTS_MSK; | |
648 | } | |
649 | break; | |
650 | default: | |
651 | break; | |
fd4abac5 TW |
652 | } |
653 | ||
b58ef214 DH |
654 | /* Set up antennas */ |
655 | priv->mgmt_tx_ant = iwl_toggle_tx_ant(priv, priv->mgmt_tx_ant); | |
656 | rate_flags |= iwl_ant_idx_to_flags(priv->mgmt_tx_ant); | |
657 | ||
658 | /* Set the rate in the TX cmd */ | |
e7d326ac | 659 | tx_cmd->rate_n_flags = iwl_hw_set_rate_n_flags(rate_plcp, rate_flags); |
fd4abac5 TW |
660 | } |
661 | ||
662 | static void iwl_tx_cmd_build_hwcrypto(struct iwl_priv *priv, | |
e039fa4a | 663 | struct ieee80211_tx_info *info, |
fd4abac5 TW |
664 | struct iwl_tx_cmd *tx_cmd, |
665 | struct sk_buff *skb_frag, | |
666 | int sta_id) | |
667 | { | |
e039fa4a | 668 | struct ieee80211_key_conf *keyconf = info->control.hw_key; |
fd4abac5 | 669 | |
ccc038ab | 670 | switch (keyconf->alg) { |
fd4abac5 TW |
671 | case ALG_CCMP: |
672 | tx_cmd->sec_ctl = TX_CMD_SEC_CCM; | |
ccc038ab | 673 | memcpy(tx_cmd->key, keyconf->key, keyconf->keylen); |
e039fa4a | 674 | if (info->flags & IEEE80211_TX_CTL_AMPDU) |
fd4abac5 | 675 | tx_cmd->tx_flags |= TX_CMD_FLG_AGG_CCMP_MSK; |
e1623446 | 676 | IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n"); |
fd4abac5 TW |
677 | break; |
678 | ||
679 | case ALG_TKIP: | |
680 | tx_cmd->sec_ctl = TX_CMD_SEC_TKIP; | |
ccc038ab | 681 | ieee80211_get_tkip_key(keyconf, skb_frag, |
fd4abac5 | 682 | IEEE80211_TKIP_P2_KEY, tx_cmd->key); |
e1623446 | 683 | IWL_DEBUG_TX(priv, "tx_cmd with tkip hwcrypto\n"); |
fd4abac5 TW |
684 | break; |
685 | ||
686 | case ALG_WEP: | |
fd4abac5 | 687 | tx_cmd->sec_ctl |= (TX_CMD_SEC_WEP | |
ccc038ab EG |
688 | (keyconf->keyidx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT); |
689 | ||
690 | if (keyconf->keylen == WEP_KEY_LEN_128) | |
691 | tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128; | |
692 | ||
693 | memcpy(&tx_cmd->key[3], keyconf->key, keyconf->keylen); | |
fd4abac5 | 694 | |
e1623446 | 695 | IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption " |
ccc038ab | 696 | "with key %d\n", keyconf->keyidx); |
fd4abac5 TW |
697 | break; |
698 | ||
699 | default: | |
978785a3 | 700 | IWL_ERR(priv, "Unknown encode alg %d\n", keyconf->alg); |
fd4abac5 TW |
701 | break; |
702 | } | |
703 | } | |
704 | ||
fd4abac5 TW |
705 | /* |
706 | * start REPLY_TX command process | |
707 | */ | |
e039fa4a | 708 | int iwl_tx_skb(struct iwl_priv *priv, struct sk_buff *skb) |
fd4abac5 TW |
709 | { |
710 | struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data; | |
e039fa4a | 711 | struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb); |
6ab10ff8 JB |
712 | struct ieee80211_sta *sta = info->control.sta; |
713 | struct iwl_station_priv *sta_priv = NULL; | |
f3674227 TW |
714 | struct iwl_tx_queue *txq; |
715 | struct iwl_queue *q; | |
c2acea8e JB |
716 | struct iwl_device_cmd *out_cmd; |
717 | struct iwl_cmd_meta *out_meta; | |
f3674227 TW |
718 | struct iwl_tx_cmd *tx_cmd; |
719 | int swq_id, txq_id; | |
fd4abac5 TW |
720 | dma_addr_t phys_addr; |
721 | dma_addr_t txcmd_phys; | |
722 | dma_addr_t scratch_phys; | |
be1a71a1 | 723 | u16 len, len_org, firstlen, secondlen; |
fd4abac5 | 724 | u16 seq_number = 0; |
fd7c8a40 | 725 | __le16 fc; |
0e7690f1 | 726 | u8 hdr_len; |
f3674227 | 727 | u8 sta_id; |
fd4abac5 TW |
728 | u8 wait_write_ptr = 0; |
729 | u8 tid = 0; | |
730 | u8 *qc = NULL; | |
731 | unsigned long flags; | |
fd4abac5 TW |
732 | |
733 | spin_lock_irqsave(&priv->lock, flags); | |
734 | if (iwl_is_rfkill(priv)) { | |
e1623446 | 735 | IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n"); |
fd4abac5 TW |
736 | goto drop_unlock; |
737 | } | |
738 | ||
fd7c8a40 | 739 | fc = hdr->frame_control; |
fd4abac5 TW |
740 | |
741 | #ifdef CONFIG_IWLWIFI_DEBUG | |
742 | if (ieee80211_is_auth(fc)) | |
e1623446 | 743 | IWL_DEBUG_TX(priv, "Sending AUTH frame\n"); |
fd7c8a40 | 744 | else if (ieee80211_is_assoc_req(fc)) |
e1623446 | 745 | IWL_DEBUG_TX(priv, "Sending ASSOC frame\n"); |
fd7c8a40 | 746 | else if (ieee80211_is_reassoc_req(fc)) |
e1623446 | 747 | IWL_DEBUG_TX(priv, "Sending REASSOC frame\n"); |
fd4abac5 TW |
748 | #endif |
749 | ||
aa065263 | 750 | /* drop all non-injected data frame if we are not associated */ |
fd7c8a40 | 751 | if (ieee80211_is_data(fc) && |
aa065263 | 752 | !(info->flags & IEEE80211_TX_CTL_INJECTED) && |
d10c4ec8 | 753 | (!iwl_is_associated(priv) || |
05c914fe | 754 | ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id) || |
d10c4ec8 | 755 | !priv->assoc_station_added)) { |
e1623446 | 756 | IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n"); |
fd4abac5 TW |
757 | goto drop_unlock; |
758 | } | |
759 | ||
7294ec95 | 760 | hdr_len = ieee80211_hdrlen(fc); |
fd4abac5 TW |
761 | |
762 | /* Find (or create) index into station table for destination station */ | |
aa065263 GS |
763 | if (info->flags & IEEE80211_TX_CTL_INJECTED) |
764 | sta_id = priv->hw_params.bcast_sta_id; | |
765 | else | |
766 | sta_id = iwl_get_sta_id(priv, hdr); | |
fd4abac5 | 767 | if (sta_id == IWL_INVALID_STATION) { |
e1623446 | 768 | IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n", |
e174961c | 769 | hdr->addr1); |
3995bd93 | 770 | goto drop_unlock; |
fd4abac5 TW |
771 | } |
772 | ||
e1623446 | 773 | IWL_DEBUG_TX(priv, "station Id %d\n", sta_id); |
fd4abac5 | 774 | |
6ab10ff8 JB |
775 | if (sta) |
776 | sta_priv = (void *)sta->drv_priv; | |
777 | ||
778 | if (sta_priv && sta_id != priv->hw_params.bcast_sta_id && | |
779 | sta_priv->asleep) { | |
780 | WARN_ON(!(info->flags & IEEE80211_TX_CTL_PSPOLL_RESPONSE)); | |
781 | /* | |
782 | * This sends an asynchronous command to the device, | |
783 | * but we can rely on it being processed before the | |
784 | * next frame is processed -- and the next frame to | |
785 | * this station is the one that will consume this | |
786 | * counter. | |
787 | * For now set the counter to just 1 since we do not | |
788 | * support uAPSD yet. | |
789 | */ | |
790 | iwl_sta_modify_sleep_tx_count(priv, sta_id, 1); | |
791 | } | |
792 | ||
45af8195 | 793 | txq_id = skb_get_queue_mapping(skb); |
fd7c8a40 HH |
794 | if (ieee80211_is_data_qos(fc)) { |
795 | qc = ieee80211_get_qos_ctl(hdr); | |
7294ec95 | 796 | tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK; |
e6a6cf4c RC |
797 | if (unlikely(tid >= MAX_TID_COUNT)) |
798 | goto drop_unlock; | |
f3674227 TW |
799 | seq_number = priv->stations[sta_id].tid[tid].seq_number; |
800 | seq_number &= IEEE80211_SCTL_SEQ; | |
801 | hdr->seq_ctrl = hdr->seq_ctrl & | |
c1b4aa3f | 802 | cpu_to_le16(IEEE80211_SCTL_FRAG); |
f3674227 | 803 | hdr->seq_ctrl |= cpu_to_le16(seq_number); |
fd4abac5 | 804 | seq_number += 0x10; |
fd4abac5 | 805 | /* aggregation is on for this <sta,tid> */ |
45d42700 WYG |
806 | if (info->flags & IEEE80211_TX_CTL_AMPDU && |
807 | priv->stations[sta_id].tid[tid].agg.state == IWL_AGG_ON) { | |
fd4abac5 | 808 | txq_id = priv->stations[sta_id].tid[tid].agg.txq_id; |
45d42700 | 809 | } |
fd4abac5 TW |
810 | } |
811 | ||
fd4abac5 | 812 | txq = &priv->txq[txq_id]; |
45af8195 | 813 | swq_id = txq->swq_id; |
fd4abac5 TW |
814 | q = &txq->q; |
815 | ||
3995bd93 JB |
816 | if (unlikely(iwl_queue_space(q) < q->high_mark)) |
817 | goto drop_unlock; | |
818 | ||
819 | if (ieee80211_is_data_qos(fc)) | |
820 | priv->stations[sta_id].tid[tid].tfds_in_queue++; | |
fd4abac5 | 821 | |
fd4abac5 TW |
822 | /* Set up driver data for this TFD */ |
823 | memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info)); | |
824 | txq->txb[q->write_ptr].skb[0] = skb; | |
fd4abac5 TW |
825 | |
826 | /* Set up first empty entry in queue's array of Tx/cmd buffers */ | |
b88b15df | 827 | out_cmd = txq->cmd[q->write_ptr]; |
c2acea8e | 828 | out_meta = &txq->meta[q->write_ptr]; |
fd4abac5 TW |
829 | tx_cmd = &out_cmd->cmd.tx; |
830 | memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr)); | |
831 | memset(tx_cmd, 0, sizeof(struct iwl_tx_cmd)); | |
832 | ||
833 | /* | |
834 | * Set up the Tx-command (not MAC!) header. | |
835 | * Store the chosen Tx queue and TFD index within the sequence field; | |
836 | * after Tx, uCode's Tx response will return this value so driver can | |
837 | * locate the frame within the tx queue and do post-tx processing. | |
838 | */ | |
839 | out_cmd->hdr.cmd = REPLY_TX; | |
840 | out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) | | |
841 | INDEX_TO_SEQ(q->write_ptr))); | |
842 | ||
843 | /* Copy MAC header from skb into command buffer */ | |
844 | memcpy(tx_cmd->hdr, hdr, hdr_len); | |
845 | ||
df833b1d RC |
846 | |
847 | /* Total # bytes to be transmitted */ | |
848 | len = (u16)skb->len; | |
849 | tx_cmd->len = cpu_to_le16(len); | |
850 | ||
851 | if (info->control.hw_key) | |
852 | iwl_tx_cmd_build_hwcrypto(priv, info, tx_cmd, skb, sta_id); | |
853 | ||
854 | /* TODO need this for burst mode later on */ | |
855 | iwl_tx_cmd_build_basic(priv, tx_cmd, info, hdr, sta_id); | |
20594eb0 | 856 | iwl_dbg_log_tx_data_frame(priv, len, hdr); |
df833b1d RC |
857 | |
858 | /* set is_hcca to 0; it probably will never be implemented */ | |
b58ef214 | 859 | iwl_tx_cmd_build_rate(priv, tx_cmd, info, fc, 0); |
df833b1d | 860 | |
22fdf3c9 | 861 | iwl_update_stats(priv, true, fc, len); |
fd4abac5 TW |
862 | /* |
863 | * Use the first empty entry in this queue's command buffer array | |
864 | * to contain the Tx command and MAC header concatenated together | |
865 | * (payload data will be in another buffer). | |
866 | * Size of this varies, due to varying MAC header length. | |
867 | * If end is not dword aligned, we'll have 2 extra bytes at the end | |
868 | * of the MAC header (device reads on dword boundaries). | |
869 | * We'll tell device about this padding later. | |
870 | */ | |
871 | len = sizeof(struct iwl_tx_cmd) + | |
872 | sizeof(struct iwl_cmd_header) + hdr_len; | |
873 | ||
874 | len_org = len; | |
be1a71a1 | 875 | firstlen = len = (len + 3) & ~3; |
fd4abac5 TW |
876 | |
877 | if (len_org != len) | |
878 | len_org = 1; | |
879 | else | |
880 | len_org = 0; | |
881 | ||
df833b1d RC |
882 | /* Tell NIC about any 2-byte padding after MAC header */ |
883 | if (len_org) | |
884 | tx_cmd->tx_flags |= TX_CMD_FLG_MH_PAD_MSK; | |
885 | ||
fd4abac5 TW |
886 | /* Physical address of this Tx command's header (not MAC header!), |
887 | * within command buffer array. */ | |
499b1883 | 888 | txcmd_phys = pci_map_single(priv->pci_dev, |
df833b1d | 889 | &out_cmd->hdr, len, |
96891cee | 890 | PCI_DMA_BIDIRECTIONAL); |
c2acea8e JB |
891 | pci_unmap_addr_set(out_meta, mapping, txcmd_phys); |
892 | pci_unmap_len_set(out_meta, len, len); | |
fd4abac5 TW |
893 | /* Add buffer containing Tx command and MAC(!) header to TFD's |
894 | * first entry */ | |
7aaa1d79 SO |
895 | priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq, |
896 | txcmd_phys, len, 1, 0); | |
fd4abac5 | 897 | |
df833b1d RC |
898 | if (!ieee80211_has_morefrags(hdr->frame_control)) { |
899 | txq->need_update = 1; | |
900 | if (qc) | |
901 | priv->stations[sta_id].tid[tid].seq_number = seq_number; | |
902 | } else { | |
903 | wait_write_ptr = 1; | |
904 | txq->need_update = 0; | |
905 | } | |
fd4abac5 TW |
906 | |
907 | /* Set up TFD's 2nd entry to point directly to remainder of skb, | |
908 | * if any (802.11 null frames have no payload). */ | |
be1a71a1 | 909 | secondlen = len = skb->len - hdr_len; |
fd4abac5 TW |
910 | if (len) { |
911 | phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len, | |
912 | len, PCI_DMA_TODEVICE); | |
7aaa1d79 SO |
913 | priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq, |
914 | phys_addr, len, | |
915 | 0, 0); | |
fd4abac5 TW |
916 | } |
917 | ||
fd4abac5 | 918 | scratch_phys = txcmd_phys + sizeof(struct iwl_cmd_header) + |
df833b1d RC |
919 | offsetof(struct iwl_tx_cmd, scratch); |
920 | ||
921 | len = sizeof(struct iwl_tx_cmd) + | |
922 | sizeof(struct iwl_cmd_header) + hdr_len; | |
923 | /* take back ownership of DMA buffer to enable update */ | |
924 | pci_dma_sync_single_for_cpu(priv->pci_dev, txcmd_phys, | |
925 | len, PCI_DMA_BIDIRECTIONAL); | |
fd4abac5 | 926 | tx_cmd->dram_lsb_ptr = cpu_to_le32(scratch_phys); |
499b1883 | 927 | tx_cmd->dram_msb_ptr = iwl_get_dma_hi_addr(scratch_phys); |
fd4abac5 | 928 | |
d2ee9cd2 RC |
929 | IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n", |
930 | le16_to_cpu(out_cmd->hdr.sequence)); | |
931 | IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx_cmd->tx_flags)); | |
3d816c77 RC |
932 | iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd, sizeof(*tx_cmd)); |
933 | iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd->hdr, hdr_len); | |
fd4abac5 TW |
934 | |
935 | /* Set up entry for this TFD in Tx byte-count array */ | |
7b80ece4 RC |
936 | if (info->flags & IEEE80211_TX_CTL_AMPDU) |
937 | priv->cfg->ops->lib->txq_update_byte_cnt_tbl(priv, txq, | |
df833b1d RC |
938 | le16_to_cpu(tx_cmd->len)); |
939 | ||
940 | pci_dma_sync_single_for_device(priv->pci_dev, txcmd_phys, | |
941 | len, PCI_DMA_BIDIRECTIONAL); | |
fd4abac5 | 942 | |
be1a71a1 JB |
943 | trace_iwlwifi_dev_tx(priv, |
944 | &((struct iwl_tfd *)txq->tfds)[txq->q.write_ptr], | |
945 | sizeof(struct iwl_tfd), | |
946 | &out_cmd->hdr, firstlen, | |
947 | skb->data + hdr_len, secondlen); | |
948 | ||
fd4abac5 TW |
949 | /* Tell device the write index *just past* this latest filled TFD */ |
950 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd); | |
7bfedc59 | 951 | iwl_txq_update_write_ptr(priv, txq); |
fd4abac5 TW |
952 | spin_unlock_irqrestore(&priv->lock, flags); |
953 | ||
6ab10ff8 JB |
954 | /* |
955 | * At this point the frame is "transmitted" successfully | |
956 | * and we will get a TX status notification eventually, | |
957 | * regardless of the value of ret. "ret" only indicates | |
958 | * whether or not we should update the write pointer. | |
959 | */ | |
960 | ||
961 | /* avoid atomic ops if it isn't an associated client */ | |
962 | if (sta_priv && sta_priv->client) | |
963 | atomic_inc(&sta_priv->pending_frames); | |
964 | ||
143b09ef | 965 | if ((iwl_queue_space(q) < q->high_mark) && priv->mac80211_registered) { |
fd4abac5 TW |
966 | if (wait_write_ptr) { |
967 | spin_lock_irqsave(&priv->lock, flags); | |
968 | txq->need_update = 1; | |
969 | iwl_txq_update_write_ptr(priv, txq); | |
970 | spin_unlock_irqrestore(&priv->lock, flags); | |
143b09ef | 971 | } else { |
e4e72fb4 | 972 | iwl_stop_queue(priv, txq->swq_id); |
fd4abac5 | 973 | } |
fd4abac5 TW |
974 | } |
975 | ||
976 | return 0; | |
977 | ||
978 | drop_unlock: | |
979 | spin_unlock_irqrestore(&priv->lock, flags); | |
fd4abac5 TW |
980 | return -1; |
981 | } | |
982 | EXPORT_SYMBOL(iwl_tx_skb); | |
983 | ||
984 | /*************** HOST COMMAND QUEUE FUNCTIONS *****/ | |
985 | ||
986 | /** | |
987 | * iwl_enqueue_hcmd - enqueue a uCode command | |
988 | * @priv: device private data point | |
989 | * @cmd: a point to the ucode command structure | |
990 | * | |
991 | * The function returns < 0 values to indicate the operation is | |
992 | * failed. On success, it turns the index (> 0) of command in the | |
993 | * command queue. | |
994 | */ | |
995 | int iwl_enqueue_hcmd(struct iwl_priv *priv, struct iwl_host_cmd *cmd) | |
996 | { | |
997 | struct iwl_tx_queue *txq = &priv->txq[IWL_CMD_QUEUE_NUM]; | |
998 | struct iwl_queue *q = &txq->q; | |
c2acea8e JB |
999 | struct iwl_device_cmd *out_cmd; |
1000 | struct iwl_cmd_meta *out_meta; | |
fd4abac5 | 1001 | dma_addr_t phys_addr; |
fd4abac5 | 1002 | unsigned long flags; |
7bfedc59 | 1003 | int len; |
f3674227 TW |
1004 | u32 idx; |
1005 | u16 fix_size; | |
fd4abac5 TW |
1006 | |
1007 | cmd->len = priv->cfg->ops->utils->get_hcmd_size(cmd->id, cmd->len); | |
1008 | fix_size = (u16)(cmd->len + sizeof(out_cmd->hdr)); | |
1009 | ||
1010 | /* If any of the command structures end up being larger than | |
1011 | * the TFD_MAX_PAYLOAD_SIZE, and it sent as a 'small' command then | |
1012 | * we will need to increase the size of the TFD entries */ | |
1013 | BUG_ON((fix_size > TFD_MAX_PAYLOAD_SIZE) && | |
c2acea8e | 1014 | !(cmd->flags & CMD_SIZE_HUGE)); |
fd4abac5 | 1015 | |
7812b167 | 1016 | if (iwl_is_rfkill(priv) || iwl_is_ctkill(priv)) { |
f2f21b49 RC |
1017 | IWL_WARN(priv, "Not sending command - %s KILL\n", |
1018 | iwl_is_rfkill(priv) ? "RF" : "CT"); | |
fd4abac5 TW |
1019 | return -EIO; |
1020 | } | |
1021 | ||
c2acea8e | 1022 | if (iwl_queue_space(q) < ((cmd->flags & CMD_ASYNC) ? 2 : 1)) { |
2d237f71 | 1023 | IWL_ERR(priv, "No space in command queue\n"); |
7812b167 WYG |
1024 | if (iwl_within_ct_kill_margin(priv)) |
1025 | iwl_tt_enter_ct_kill(priv); | |
1026 | else { | |
1027 | IWL_ERR(priv, "Restarting adapter due to queue full\n"); | |
1028 | queue_work(priv->workqueue, &priv->restart); | |
1029 | } | |
fd4abac5 TW |
1030 | return -ENOSPC; |
1031 | } | |
1032 | ||
1033 | spin_lock_irqsave(&priv->hcmd_lock, flags); | |
1034 | ||
c2acea8e | 1035 | idx = get_cmd_index(q, q->write_ptr, cmd->flags & CMD_SIZE_HUGE); |
da99c4b6 | 1036 | out_cmd = txq->cmd[idx]; |
c2acea8e JB |
1037 | out_meta = &txq->meta[idx]; |
1038 | ||
8ce73f3a | 1039 | memset(out_meta, 0, sizeof(*out_meta)); /* re-initialize to NULL */ |
c2acea8e JB |
1040 | out_meta->flags = cmd->flags; |
1041 | if (cmd->flags & CMD_WANT_SKB) | |
1042 | out_meta->source = cmd; | |
1043 | if (cmd->flags & CMD_ASYNC) | |
1044 | out_meta->callback = cmd->callback; | |
fd4abac5 TW |
1045 | |
1046 | out_cmd->hdr.cmd = cmd->id; | |
fd4abac5 TW |
1047 | memcpy(&out_cmd->cmd.payload, cmd->data, cmd->len); |
1048 | ||
1049 | /* At this point, the out_cmd now has all of the incoming cmd | |
1050 | * information */ | |
1051 | ||
1052 | out_cmd->hdr.flags = 0; | |
1053 | out_cmd->hdr.sequence = cpu_to_le16(QUEUE_TO_SEQ(IWL_CMD_QUEUE_NUM) | | |
1054 | INDEX_TO_SEQ(q->write_ptr)); | |
c2acea8e | 1055 | if (cmd->flags & CMD_SIZE_HUGE) |
9734cb23 | 1056 | out_cmd->hdr.sequence |= SEQ_HUGE_FRAME; |
c2acea8e | 1057 | len = sizeof(struct iwl_device_cmd); |
df833b1d | 1058 | len += (idx == TFD_CMD_SLOTS) ? IWL_MAX_SCAN_SIZE : 0; |
499b1883 | 1059 | |
fd4abac5 | 1060 | |
ded2ae7c EK |
1061 | #ifdef CONFIG_IWLWIFI_DEBUG |
1062 | switch (out_cmd->hdr.cmd) { | |
1063 | case REPLY_TX_LINK_QUALITY_CMD: | |
1064 | case SENSITIVITY_CMD: | |
e1623446 | 1065 | IWL_DEBUG_HC_DUMP(priv, "Sending command %s (#%x), seq: 0x%04X, " |
ded2ae7c EK |
1066 | "%d bytes at %d[%d]:%d\n", |
1067 | get_cmd_string(out_cmd->hdr.cmd), | |
1068 | out_cmd->hdr.cmd, | |
1069 | le16_to_cpu(out_cmd->hdr.sequence), fix_size, | |
1070 | q->write_ptr, idx, IWL_CMD_QUEUE_NUM); | |
1071 | break; | |
1072 | default: | |
e1623446 | 1073 | IWL_DEBUG_HC(priv, "Sending command %s (#%x), seq: 0x%04X, " |
ded2ae7c EK |
1074 | "%d bytes at %d[%d]:%d\n", |
1075 | get_cmd_string(out_cmd->hdr.cmd), | |
1076 | out_cmd->hdr.cmd, | |
1077 | le16_to_cpu(out_cmd->hdr.sequence), fix_size, | |
1078 | q->write_ptr, idx, IWL_CMD_QUEUE_NUM); | |
1079 | } | |
1080 | #endif | |
fd4abac5 TW |
1081 | txq->need_update = 1; |
1082 | ||
518099a8 SO |
1083 | if (priv->cfg->ops->lib->txq_update_byte_cnt_tbl) |
1084 | /* Set up entry in queue's byte count circular buffer */ | |
1085 | priv->cfg->ops->lib->txq_update_byte_cnt_tbl(priv, txq, 0); | |
fd4abac5 | 1086 | |
df833b1d RC |
1087 | phys_addr = pci_map_single(priv->pci_dev, &out_cmd->hdr, |
1088 | fix_size, PCI_DMA_BIDIRECTIONAL); | |
c2acea8e JB |
1089 | pci_unmap_addr_set(out_meta, mapping, phys_addr); |
1090 | pci_unmap_len_set(out_meta, len, fix_size); | |
df833b1d | 1091 | |
be1a71a1 JB |
1092 | trace_iwlwifi_dev_hcmd(priv, &out_cmd->hdr, fix_size, cmd->flags); |
1093 | ||
df833b1d RC |
1094 | priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq, |
1095 | phys_addr, fix_size, 1, | |
1096 | U32_PAD(cmd->len)); | |
1097 | ||
fd4abac5 TW |
1098 | /* Increment and update queue's write index */ |
1099 | q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd); | |
7bfedc59 | 1100 | iwl_txq_update_write_ptr(priv, txq); |
fd4abac5 TW |
1101 | |
1102 | spin_unlock_irqrestore(&priv->hcmd_lock, flags); | |
7bfedc59 | 1103 | return idx; |
fd4abac5 TW |
1104 | } |
1105 | ||
6ab10ff8 JB |
1106 | static void iwl_tx_status(struct iwl_priv *priv, struct sk_buff *skb) |
1107 | { | |
1108 | struct ieee80211_hdr *hdr = (struct ieee80211_hdr *) skb->data; | |
1109 | struct ieee80211_sta *sta; | |
1110 | struct iwl_station_priv *sta_priv; | |
1111 | ||
1112 | sta = ieee80211_find_sta(priv->vif, hdr->addr1); | |
1113 | if (sta) { | |
1114 | sta_priv = (void *)sta->drv_priv; | |
1115 | /* avoid atomic ops if this isn't a client */ | |
1116 | if (sta_priv->client && | |
1117 | atomic_dec_return(&sta_priv->pending_frames) == 0) | |
1118 | ieee80211_sta_block_awake(priv->hw, sta, false); | |
1119 | } | |
1120 | ||
1121 | ieee80211_tx_status_irqsafe(priv->hw, skb); | |
1122 | } | |
1123 | ||
17b88929 TW |
1124 | int iwl_tx_queue_reclaim(struct iwl_priv *priv, int txq_id, int index) |
1125 | { | |
1126 | struct iwl_tx_queue *txq = &priv->txq[txq_id]; | |
1127 | struct iwl_queue *q = &txq->q; | |
1128 | struct iwl_tx_info *tx_info; | |
1129 | int nfreed = 0; | |
1130 | ||
1131 | if ((index >= q->n_bd) || (iwl_queue_used(q, index) == 0)) { | |
15b1687c | 1132 | IWL_ERR(priv, "Read index for DMA queue txq id (%d), index %d, " |
17b88929 TW |
1133 | "is out of range [0-%d] %d %d.\n", txq_id, |
1134 | index, q->n_bd, q->write_ptr, q->read_ptr); | |
1135 | return 0; | |
1136 | } | |
1137 | ||
499b1883 TW |
1138 | for (index = iwl_queue_inc_wrap(index, q->n_bd); |
1139 | q->read_ptr != index; | |
1140 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) { | |
17b88929 TW |
1141 | |
1142 | tx_info = &txq->txb[txq->q.read_ptr]; | |
6ab10ff8 | 1143 | iwl_tx_status(priv, tx_info->skb[0]); |
17b88929 | 1144 | tx_info->skb[0] = NULL; |
17b88929 | 1145 | |
972cf447 TW |
1146 | if (priv->cfg->ops->lib->txq_inval_byte_cnt_tbl) |
1147 | priv->cfg->ops->lib->txq_inval_byte_cnt_tbl(priv, txq); | |
1148 | ||
7aaa1d79 | 1149 | priv->cfg->ops->lib->txq_free_tfd(priv, txq); |
17b88929 TW |
1150 | nfreed++; |
1151 | } | |
1152 | return nfreed; | |
1153 | } | |
1154 | EXPORT_SYMBOL(iwl_tx_queue_reclaim); | |
1155 | ||
1156 | ||
1157 | /** | |
1158 | * iwl_hcmd_queue_reclaim - Reclaim TX command queue entries already Tx'd | |
1159 | * | |
1160 | * When FW advances 'R' index, all entries between old and new 'R' index | |
1161 | * need to be reclaimed. As result, some free space forms. If there is | |
1162 | * enough free space (> low mark), wake the stack that feeds us. | |
1163 | */ | |
499b1883 TW |
1164 | static void iwl_hcmd_queue_reclaim(struct iwl_priv *priv, int txq_id, |
1165 | int idx, int cmd_idx) | |
17b88929 TW |
1166 | { |
1167 | struct iwl_tx_queue *txq = &priv->txq[txq_id]; | |
1168 | struct iwl_queue *q = &txq->q; | |
1169 | int nfreed = 0; | |
1170 | ||
499b1883 | 1171 | if ((idx >= q->n_bd) || (iwl_queue_used(q, idx) == 0)) { |
15b1687c | 1172 | IWL_ERR(priv, "Read index for DMA queue txq id (%d), index %d, " |
17b88929 | 1173 | "is out of range [0-%d] %d %d.\n", txq_id, |
499b1883 | 1174 | idx, q->n_bd, q->write_ptr, q->read_ptr); |
17b88929 TW |
1175 | return; |
1176 | } | |
1177 | ||
499b1883 TW |
1178 | for (idx = iwl_queue_inc_wrap(idx, q->n_bd); q->read_ptr != idx; |
1179 | q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) { | |
17b88929 | 1180 | |
499b1883 | 1181 | if (nfreed++ > 0) { |
15b1687c | 1182 | IWL_ERR(priv, "HCMD skipped: index (%d) %d %d\n", idx, |
17b88929 TW |
1183 | q->write_ptr, q->read_ptr); |
1184 | queue_work(priv->workqueue, &priv->restart); | |
1185 | } | |
da99c4b6 | 1186 | |
17b88929 TW |
1187 | } |
1188 | } | |
1189 | ||
1190 | /** | |
1191 | * iwl_tx_cmd_complete - Pull unused buffers off the queue and reclaim them | |
1192 | * @rxb: Rx buffer to reclaim | |
1193 | * | |
1194 | * If an Rx buffer has an async callback associated with it the callback | |
1195 | * will be executed. The attached skb (if present) will only be freed | |
1196 | * if the callback returns 1 | |
1197 | */ | |
1198 | void iwl_tx_cmd_complete(struct iwl_priv *priv, struct iwl_rx_mem_buffer *rxb) | |
1199 | { | |
2f301227 | 1200 | struct iwl_rx_packet *pkt = rxb_addr(rxb); |
17b88929 TW |
1201 | u16 sequence = le16_to_cpu(pkt->hdr.sequence); |
1202 | int txq_id = SEQ_TO_QUEUE(sequence); | |
1203 | int index = SEQ_TO_INDEX(sequence); | |
17b88929 | 1204 | int cmd_index; |
9734cb23 | 1205 | bool huge = !!(pkt->hdr.sequence & SEQ_HUGE_FRAME); |
c2acea8e JB |
1206 | struct iwl_device_cmd *cmd; |
1207 | struct iwl_cmd_meta *meta; | |
17b88929 TW |
1208 | |
1209 | /* If a Tx command is being handled and it isn't in the actual | |
1210 | * command queue then there a command routing bug has been introduced | |
1211 | * in the queue management code. */ | |
55d6a3cd | 1212 | if (WARN(txq_id != IWL_CMD_QUEUE_NUM, |
01ef9323 WT |
1213 | "wrong command queue %d, sequence 0x%X readp=%d writep=%d\n", |
1214 | txq_id, sequence, | |
1215 | priv->txq[IWL_CMD_QUEUE_NUM].q.read_ptr, | |
1216 | priv->txq[IWL_CMD_QUEUE_NUM].q.write_ptr)) { | |
ec741164 | 1217 | iwl_print_hex_error(priv, pkt, 32); |
55d6a3cd | 1218 | return; |
01ef9323 | 1219 | } |
17b88929 TW |
1220 | |
1221 | cmd_index = get_cmd_index(&priv->txq[IWL_CMD_QUEUE_NUM].q, index, huge); | |
da99c4b6 | 1222 | cmd = priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_index]; |
c2acea8e | 1223 | meta = &priv->txq[IWL_CMD_QUEUE_NUM].meta[cmd_index]; |
17b88929 | 1224 | |
c33de625 RC |
1225 | pci_unmap_single(priv->pci_dev, |
1226 | pci_unmap_addr(meta, mapping), | |
1227 | pci_unmap_len(meta, len), | |
1228 | PCI_DMA_BIDIRECTIONAL); | |
1229 | ||
17b88929 | 1230 | /* Input error checking is done when commands are added to queue. */ |
c2acea8e | 1231 | if (meta->flags & CMD_WANT_SKB) { |
2f301227 ZY |
1232 | meta->source->reply_page = (unsigned long)rxb_addr(rxb); |
1233 | rxb->page = NULL; | |
5696aea6 | 1234 | } else if (meta->callback) |
2f301227 | 1235 | meta->callback(priv, cmd, pkt); |
17b88929 | 1236 | |
499b1883 | 1237 | iwl_hcmd_queue_reclaim(priv, txq_id, index, cmd_index); |
17b88929 | 1238 | |
c2acea8e | 1239 | if (!(meta->flags & CMD_ASYNC)) { |
17b88929 TW |
1240 | clear_bit(STATUS_HCMD_ACTIVE, &priv->status); |
1241 | wake_up_interruptible(&priv->wait_command_queue); | |
1242 | } | |
1243 | } | |
1244 | EXPORT_SYMBOL(iwl_tx_cmd_complete); | |
1245 | ||
30e553e3 TW |
1246 | /* |
1247 | * Find first available (lowest unused) Tx Queue, mark it "active". | |
1248 | * Called only when finding queue for aggregation. | |
1249 | * Should never return anything < 7, because they should already | |
1250 | * be in use as EDCA AC (0-3), Command (4), HCCA (5, 6). | |
1251 | */ | |
1252 | static int iwl_txq_ctx_activate_free(struct iwl_priv *priv) | |
1253 | { | |
1254 | int txq_id; | |
1255 | ||
1256 | for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) | |
1257 | if (!test_and_set_bit(txq_id, &priv->txq_ctx_active_msk)) | |
1258 | return txq_id; | |
1259 | return -1; | |
1260 | } | |
1261 | ||
1262 | int iwl_tx_agg_start(struct iwl_priv *priv, const u8 *ra, u16 tid, u16 *ssn) | |
1263 | { | |
1264 | int sta_id; | |
1265 | int tx_fifo; | |
1266 | int txq_id; | |
1267 | int ret; | |
1268 | unsigned long flags; | |
1269 | struct iwl_tid_data *tid_data; | |
30e553e3 TW |
1270 | |
1271 | if (likely(tid < ARRAY_SIZE(default_tid_to_tx_fifo))) | |
1272 | tx_fifo = default_tid_to_tx_fifo[tid]; | |
1273 | else | |
1274 | return -EINVAL; | |
1275 | ||
39aadf8c | 1276 | IWL_WARN(priv, "%s on ra = %pM tid = %d\n", |
e174961c | 1277 | __func__, ra, tid); |
30e553e3 TW |
1278 | |
1279 | sta_id = iwl_find_station(priv, ra); | |
3eb92969 WYG |
1280 | if (sta_id == IWL_INVALID_STATION) { |
1281 | IWL_ERR(priv, "Start AGG on invalid station\n"); | |
30e553e3 | 1282 | return -ENXIO; |
3eb92969 | 1283 | } |
082e708a RK |
1284 | if (unlikely(tid >= MAX_TID_COUNT)) |
1285 | return -EINVAL; | |
30e553e3 TW |
1286 | |
1287 | if (priv->stations[sta_id].tid[tid].agg.state != IWL_AGG_OFF) { | |
15b1687c | 1288 | IWL_ERR(priv, "Start AGG when state is not IWL_AGG_OFF !\n"); |
30e553e3 TW |
1289 | return -ENXIO; |
1290 | } | |
1291 | ||
1292 | txq_id = iwl_txq_ctx_activate_free(priv); | |
3eb92969 WYG |
1293 | if (txq_id == -1) { |
1294 | IWL_ERR(priv, "No free aggregation queue available\n"); | |
30e553e3 | 1295 | return -ENXIO; |
3eb92969 | 1296 | } |
30e553e3 TW |
1297 | |
1298 | spin_lock_irqsave(&priv->sta_lock, flags); | |
1299 | tid_data = &priv->stations[sta_id].tid[tid]; | |
1300 | *ssn = SEQ_TO_SN(tid_data->seq_number); | |
1301 | tid_data->agg.txq_id = txq_id; | |
45af8195 | 1302 | priv->txq[txq_id].swq_id = iwl_virtual_agg_queue_num(tx_fifo, txq_id); |
30e553e3 TW |
1303 | spin_unlock_irqrestore(&priv->sta_lock, flags); |
1304 | ||
1305 | ret = priv->cfg->ops->lib->txq_agg_enable(priv, txq_id, tx_fifo, | |
1306 | sta_id, tid, *ssn); | |
1307 | if (ret) | |
1308 | return ret; | |
1309 | ||
1310 | if (tid_data->tfds_in_queue == 0) { | |
3eb92969 | 1311 | IWL_DEBUG_HT(priv, "HW queue is empty\n"); |
30e553e3 | 1312 | tid_data->agg.state = IWL_AGG_ON; |
c951ad35 | 1313 | ieee80211_start_tx_ba_cb_irqsafe(priv->vif, ra, tid); |
30e553e3 | 1314 | } else { |
e1623446 | 1315 | IWL_DEBUG_HT(priv, "HW queue is NOT empty: %d packets in HW queue\n", |
30e553e3 TW |
1316 | tid_data->tfds_in_queue); |
1317 | tid_data->agg.state = IWL_EMPTYING_HW_QUEUE_ADDBA; | |
1318 | } | |
1319 | return ret; | |
1320 | } | |
1321 | EXPORT_SYMBOL(iwl_tx_agg_start); | |
1322 | ||
1323 | int iwl_tx_agg_stop(struct iwl_priv *priv , const u8 *ra, u16 tid) | |
1324 | { | |
1325 | int tx_fifo_id, txq_id, sta_id, ssn = -1; | |
1326 | struct iwl_tid_data *tid_data; | |
45d42700 | 1327 | int write_ptr, read_ptr; |
30e553e3 | 1328 | unsigned long flags; |
30e553e3 TW |
1329 | |
1330 | if (!ra) { | |
15b1687c | 1331 | IWL_ERR(priv, "ra = NULL\n"); |
30e553e3 TW |
1332 | return -EINVAL; |
1333 | } | |
1334 | ||
e6a6cf4c RC |
1335 | if (unlikely(tid >= MAX_TID_COUNT)) |
1336 | return -EINVAL; | |
1337 | ||
30e553e3 TW |
1338 | if (likely(tid < ARRAY_SIZE(default_tid_to_tx_fifo))) |
1339 | tx_fifo_id = default_tid_to_tx_fifo[tid]; | |
1340 | else | |
1341 | return -EINVAL; | |
1342 | ||
1343 | sta_id = iwl_find_station(priv, ra); | |
1344 | ||
a2f1cbeb WYG |
1345 | if (sta_id == IWL_INVALID_STATION) { |
1346 | IWL_ERR(priv, "Invalid station for AGG tid %d\n", tid); | |
30e553e3 | 1347 | return -ENXIO; |
a2f1cbeb | 1348 | } |
30e553e3 | 1349 | |
827d42c9 JB |
1350 | if (priv->stations[sta_id].tid[tid].agg.state == |
1351 | IWL_EMPTYING_HW_QUEUE_ADDBA) { | |
1352 | IWL_DEBUG_HT(priv, "AGG stop before setup done\n"); | |
9b1cb21c | 1353 | ieee80211_stop_tx_ba_cb_irqsafe(priv->vif, ra, tid); |
827d42c9 JB |
1354 | priv->stations[sta_id].tid[tid].agg.state = IWL_AGG_OFF; |
1355 | return 0; | |
1356 | } | |
1357 | ||
30e553e3 | 1358 | if (priv->stations[sta_id].tid[tid].agg.state != IWL_AGG_ON) |
827d42c9 | 1359 | IWL_WARN(priv, "Stopping AGG while state not ON or starting\n"); |
30e553e3 TW |
1360 | |
1361 | tid_data = &priv->stations[sta_id].tid[tid]; | |
1362 | ssn = (tid_data->seq_number & IEEE80211_SCTL_SEQ) >> 4; | |
1363 | txq_id = tid_data->agg.txq_id; | |
1364 | write_ptr = priv->txq[txq_id].q.write_ptr; | |
1365 | read_ptr = priv->txq[txq_id].q.read_ptr; | |
1366 | ||
1367 | /* The queue is not empty */ | |
1368 | if (write_ptr != read_ptr) { | |
e1623446 | 1369 | IWL_DEBUG_HT(priv, "Stopping a non empty AGG HW QUEUE\n"); |
30e553e3 TW |
1370 | priv->stations[sta_id].tid[tid].agg.state = |
1371 | IWL_EMPTYING_HW_QUEUE_DELBA; | |
1372 | return 0; | |
1373 | } | |
1374 | ||
e1623446 | 1375 | IWL_DEBUG_HT(priv, "HW queue is empty\n"); |
30e553e3 TW |
1376 | priv->stations[sta_id].tid[tid].agg.state = IWL_AGG_OFF; |
1377 | ||
1378 | spin_lock_irqsave(&priv->lock, flags); | |
45d42700 WYG |
1379 | /* |
1380 | * the only reason this call can fail is queue number out of range, | |
1381 | * which can happen if uCode is reloaded and all the station | |
1382 | * information are lost. if it is outside the range, there is no need | |
1383 | * to deactivate the uCode queue, just return "success" to allow | |
1384 | * mac80211 to clean up it own data. | |
1385 | */ | |
1386 | priv->cfg->ops->lib->txq_agg_disable(priv, txq_id, ssn, | |
30e553e3 TW |
1387 | tx_fifo_id); |
1388 | spin_unlock_irqrestore(&priv->lock, flags); | |
1389 | ||
c951ad35 | 1390 | ieee80211_stop_tx_ba_cb_irqsafe(priv->vif, ra, tid); |
30e553e3 TW |
1391 | |
1392 | return 0; | |
1393 | } | |
1394 | EXPORT_SYMBOL(iwl_tx_agg_stop); | |
1395 | ||
1396 | int iwl_txq_check_empty(struct iwl_priv *priv, int sta_id, u8 tid, int txq_id) | |
1397 | { | |
1398 | struct iwl_queue *q = &priv->txq[txq_id].q; | |
1399 | u8 *addr = priv->stations[sta_id].sta.sta.addr; | |
1400 | struct iwl_tid_data *tid_data = &priv->stations[sta_id].tid[tid]; | |
1401 | ||
1402 | switch (priv->stations[sta_id].tid[tid].agg.state) { | |
1403 | case IWL_EMPTYING_HW_QUEUE_DELBA: | |
1404 | /* We are reclaiming the last packet of the */ | |
1405 | /* aggregated HW queue */ | |
3fd07a1e TW |
1406 | if ((txq_id == tid_data->agg.txq_id) && |
1407 | (q->read_ptr == q->write_ptr)) { | |
30e553e3 TW |
1408 | u16 ssn = SEQ_TO_SN(tid_data->seq_number); |
1409 | int tx_fifo = default_tid_to_tx_fifo[tid]; | |
e1623446 | 1410 | IWL_DEBUG_HT(priv, "HW queue empty: continue DELBA flow\n"); |
30e553e3 TW |
1411 | priv->cfg->ops->lib->txq_agg_disable(priv, txq_id, |
1412 | ssn, tx_fifo); | |
1413 | tid_data->agg.state = IWL_AGG_OFF; | |
c951ad35 | 1414 | ieee80211_stop_tx_ba_cb_irqsafe(priv->vif, addr, tid); |
30e553e3 TW |
1415 | } |
1416 | break; | |
1417 | case IWL_EMPTYING_HW_QUEUE_ADDBA: | |
1418 | /* We are reclaiming the last packet of the queue */ | |
1419 | if (tid_data->tfds_in_queue == 0) { | |
e1623446 | 1420 | IWL_DEBUG_HT(priv, "HW queue empty: continue ADDBA flow\n"); |
30e553e3 | 1421 | tid_data->agg.state = IWL_AGG_ON; |
c951ad35 | 1422 | ieee80211_start_tx_ba_cb_irqsafe(priv->vif, addr, tid); |
30e553e3 TW |
1423 | } |
1424 | break; | |
1425 | } | |
1426 | return 0; | |
1427 | } | |
1428 | EXPORT_SYMBOL(iwl_txq_check_empty); | |
30e553e3 | 1429 | |
653fa4a0 EG |
1430 | /** |
1431 | * iwl_tx_status_reply_compressed_ba - Update tx status from block-ack | |
1432 | * | |
1433 | * Go through block-ack's bitmap of ACK'd frames, update driver's record of | |
1434 | * ACK vs. not. This gets sent to mac80211, then to rate scaling algo. | |
1435 | */ | |
1436 | static int iwl_tx_status_reply_compressed_ba(struct iwl_priv *priv, | |
1437 | struct iwl_ht_agg *agg, | |
1438 | struct iwl_compressed_ba_resp *ba_resp) | |
1439 | ||
1440 | { | |
1441 | int i, sh, ack; | |
1442 | u16 seq_ctl = le16_to_cpu(ba_resp->seq_ctl); | |
1443 | u16 scd_flow = le16_to_cpu(ba_resp->scd_flow); | |
1444 | u64 bitmap; | |
1445 | int successes = 0; | |
1446 | struct ieee80211_tx_info *info; | |
1447 | ||
1448 | if (unlikely(!agg->wait_for_ba)) { | |
15b1687c | 1449 | IWL_ERR(priv, "Received BA when not expected\n"); |
653fa4a0 EG |
1450 | return -EINVAL; |
1451 | } | |
1452 | ||
1453 | /* Mark that the expected block-ack response arrived */ | |
1454 | agg->wait_for_ba = 0; | |
e1623446 | 1455 | IWL_DEBUG_TX_REPLY(priv, "BA %d %d\n", agg->start_idx, ba_resp->seq_ctl); |
653fa4a0 EG |
1456 | |
1457 | /* Calculate shift to align block-ack bits with our Tx window bits */ | |
3fd07a1e | 1458 | sh = agg->start_idx - SEQ_TO_INDEX(seq_ctl >> 4); |
653fa4a0 EG |
1459 | if (sh < 0) /* tbw something is wrong with indices */ |
1460 | sh += 0x100; | |
1461 | ||
1462 | /* don't use 64-bit values for now */ | |
1463 | bitmap = le64_to_cpu(ba_resp->bitmap) >> sh; | |
1464 | ||
1465 | if (agg->frame_count > (64 - sh)) { | |
e1623446 | 1466 | IWL_DEBUG_TX_REPLY(priv, "more frames than bitmap size"); |
653fa4a0 EG |
1467 | return -1; |
1468 | } | |
1469 | ||
1470 | /* check for success or failure according to the | |
1471 | * transmitted bitmap and block-ack bitmap */ | |
1472 | bitmap &= agg->bitmap; | |
1473 | ||
1474 | /* For each frame attempted in aggregation, | |
1475 | * update driver's record of tx frame's status. */ | |
1476 | for (i = 0; i < agg->frame_count ; i++) { | |
4aa41f12 | 1477 | ack = bitmap & (1ULL << i); |
653fa4a0 | 1478 | successes += !!ack; |
e1623446 | 1479 | IWL_DEBUG_TX_REPLY(priv, "%s ON i=%d idx=%d raw=%d\n", |
c3056065 | 1480 | ack ? "ACK" : "NACK", i, (agg->start_idx + i) & 0xff, |
653fa4a0 EG |
1481 | agg->start_idx + i); |
1482 | } | |
1483 | ||
1484 | info = IEEE80211_SKB_CB(priv->txq[scd_flow].txb[agg->start_idx].skb[0]); | |
1485 | memset(&info->status, 0, sizeof(info->status)); | |
91a55ae6 | 1486 | info->flags |= IEEE80211_TX_STAT_ACK; |
653fa4a0 EG |
1487 | info->flags |= IEEE80211_TX_STAT_AMPDU; |
1488 | info->status.ampdu_ack_map = successes; | |
1489 | info->status.ampdu_ack_len = agg->frame_count; | |
1490 | iwl_hwrate_to_tx_control(priv, agg->rate_n_flags, info); | |
1491 | ||
e1623446 | 1492 | IWL_DEBUG_TX_REPLY(priv, "Bitmap %llx\n", (unsigned long long)bitmap); |
653fa4a0 EG |
1493 | |
1494 | return 0; | |
1495 | } | |
1496 | ||
1497 | /** | |
1498 | * iwl_rx_reply_compressed_ba - Handler for REPLY_COMPRESSED_BA | |
1499 | * | |
1500 | * Handles block-acknowledge notification from device, which reports success | |
1501 | * of frames sent via aggregation. | |
1502 | */ | |
1503 | void iwl_rx_reply_compressed_ba(struct iwl_priv *priv, | |
1504 | struct iwl_rx_mem_buffer *rxb) | |
1505 | { | |
2f301227 | 1506 | struct iwl_rx_packet *pkt = rxb_addr(rxb); |
653fa4a0 | 1507 | struct iwl_compressed_ba_resp *ba_resp = &pkt->u.compressed_ba; |
653fa4a0 EG |
1508 | struct iwl_tx_queue *txq = NULL; |
1509 | struct iwl_ht_agg *agg; | |
3fd07a1e TW |
1510 | int index; |
1511 | int sta_id; | |
1512 | int tid; | |
653fa4a0 EG |
1513 | |
1514 | /* "flow" corresponds to Tx queue */ | |
1515 | u16 scd_flow = le16_to_cpu(ba_resp->scd_flow); | |
1516 | ||
1517 | /* "ssn" is start of block-ack Tx window, corresponds to index | |
1518 | * (in Tx queue's circular buffer) of first TFD/frame in window */ | |
1519 | u16 ba_resp_scd_ssn = le16_to_cpu(ba_resp->scd_ssn); | |
1520 | ||
1521 | if (scd_flow >= priv->hw_params.max_txq_num) { | |
15b1687c WT |
1522 | IWL_ERR(priv, |
1523 | "BUG_ON scd_flow is bigger than number of queues\n"); | |
653fa4a0 EG |
1524 | return; |
1525 | } | |
1526 | ||
1527 | txq = &priv->txq[scd_flow]; | |
3fd07a1e TW |
1528 | sta_id = ba_resp->sta_id; |
1529 | tid = ba_resp->tid; | |
1530 | agg = &priv->stations[sta_id].tid[tid].agg; | |
653fa4a0 EG |
1531 | |
1532 | /* Find index just before block-ack window */ | |
1533 | index = iwl_queue_dec_wrap(ba_resp_scd_ssn & 0xff, txq->q.n_bd); | |
1534 | ||
1535 | /* TODO: Need to get this copy more safely - now good for debug */ | |
1536 | ||
e1623446 | 1537 | IWL_DEBUG_TX_REPLY(priv, "REPLY_COMPRESSED_BA [%d] Received from %pM, " |
653fa4a0 EG |
1538 | "sta_id = %d\n", |
1539 | agg->wait_for_ba, | |
e174961c | 1540 | (u8 *) &ba_resp->sta_addr_lo32, |
653fa4a0 | 1541 | ba_resp->sta_id); |
e1623446 | 1542 | IWL_DEBUG_TX_REPLY(priv, "TID = %d, SeqCtl = %d, bitmap = 0x%llx, scd_flow = " |
653fa4a0 EG |
1543 | "%d, scd_ssn = %d\n", |
1544 | ba_resp->tid, | |
1545 | ba_resp->seq_ctl, | |
1546 | (unsigned long long)le64_to_cpu(ba_resp->bitmap), | |
1547 | ba_resp->scd_flow, | |
1548 | ba_resp->scd_ssn); | |
e1623446 | 1549 | IWL_DEBUG_TX_REPLY(priv, "DAT start_idx = %d, bitmap = 0x%llx \n", |
653fa4a0 EG |
1550 | agg->start_idx, |
1551 | (unsigned long long)agg->bitmap); | |
1552 | ||
1553 | /* Update driver's record of ACK vs. not for each frame in window */ | |
1554 | iwl_tx_status_reply_compressed_ba(priv, agg, ba_resp); | |
1555 | ||
1556 | /* Release all TFDs before the SSN, i.e. all TFDs in front of | |
1557 | * block-ack window (we assume that they've been successfully | |
1558 | * transmitted ... if not, it's too late anyway). */ | |
1559 | if (txq->q.read_ptr != (ba_resp_scd_ssn & 0xff)) { | |
1560 | /* calculate mac80211 ampdu sw queue to wake */ | |
653fa4a0 | 1561 | int freed = iwl_tx_queue_reclaim(priv, scd_flow, index); |
3fd07a1e TW |
1562 | priv->stations[sta_id].tid[tid].tfds_in_queue -= freed; |
1563 | ||
1564 | if ((iwl_queue_space(&txq->q) > txq->q.low_mark) && | |
1565 | priv->mac80211_registered && | |
1566 | (agg->state != IWL_EMPTYING_HW_QUEUE_DELBA)) | |
e4e72fb4 | 1567 | iwl_wake_queue(priv, txq->swq_id); |
3fd07a1e TW |
1568 | |
1569 | iwl_txq_check_empty(priv, sta_id, tid, scd_flow); | |
653fa4a0 EG |
1570 | } |
1571 | } | |
1572 | EXPORT_SYMBOL(iwl_rx_reply_compressed_ba); | |
1573 | ||
994d31f7 | 1574 | #ifdef CONFIG_IWLWIFI_DEBUG |
a332f8d6 TW |
1575 | #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x |
1576 | ||
1577 | const char *iwl_get_tx_fail_reason(u32 status) | |
1578 | { | |
1579 | switch (status & TX_STATUS_MSK) { | |
1580 | case TX_STATUS_SUCCESS: | |
1581 | return "SUCCESS"; | |
1582 | TX_STATUS_ENTRY(SHORT_LIMIT); | |
1583 | TX_STATUS_ENTRY(LONG_LIMIT); | |
1584 | TX_STATUS_ENTRY(FIFO_UNDERRUN); | |
1585 | TX_STATUS_ENTRY(MGMNT_ABORT); | |
1586 | TX_STATUS_ENTRY(NEXT_FRAG); | |
1587 | TX_STATUS_ENTRY(LIFE_EXPIRE); | |
1588 | TX_STATUS_ENTRY(DEST_PS); | |
1589 | TX_STATUS_ENTRY(ABORTED); | |
1590 | TX_STATUS_ENTRY(BT_RETRY); | |
1591 | TX_STATUS_ENTRY(STA_INVALID); | |
1592 | TX_STATUS_ENTRY(FRAG_DROPPED); | |
1593 | TX_STATUS_ENTRY(TID_DISABLE); | |
1594 | TX_STATUS_ENTRY(FRAME_FLUSHED); | |
1595 | TX_STATUS_ENTRY(INSUFFICIENT_CF_POLL); | |
1596 | TX_STATUS_ENTRY(TX_LOCKED); | |
1597 | TX_STATUS_ENTRY(NO_BEACON_ON_RADAR); | |
1598 | } | |
1599 | ||
1600 | return "UNKNOWN"; | |
1601 | } | |
1602 | EXPORT_SYMBOL(iwl_get_tx_fail_reason); | |
1603 | #endif /* CONFIG_IWLWIFI_DEBUG */ |