]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/net/wireless/iwlwifi/iwl-eeprom.h
Merge branch 'master' of git://git.kernel.org/pub/scm/linux/kernel/git/linville/wirel...
[net-next-2.6.git] / drivers / net / wireless / iwlwifi / iwl-eeprom.h
CommitLineData
34cf6ff6
AK
1/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
1f447808 8 * Copyright(c) 2008 - 2010 Intel Corporation. All rights reserved.
34cf6ff6
AK
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of version 2 of the GNU General Public License as
12 * published by the Free Software Foundation.
13 *
14 * This program is distributed in the hope that it will be useful, but
15 * WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
17 * General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
22 * USA
23 *
24 * The full GNU General Public License is included in this distribution
25 * in the file called LICENSE.GPL.
26 *
27 * Contact Information:
759ef89f 28 * Intel Linux Wireless <ilw@linux.intel.com>
34cf6ff6
AK
29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
30 *
31 * BSD LICENSE
32 *
1f447808 33 * Copyright(c) 2005 - 2010 Intel Corporation. All rights reserved.
34cf6ff6
AK
34 * All rights reserved.
35 *
36 * Redistribution and use in source and binary forms, with or without
37 * modification, are permitted provided that the following conditions
38 * are met:
39 *
40 * * Redistributions of source code must retain the above copyright
41 * notice, this list of conditions and the following disclaimer.
42 * * Redistributions in binary form must reproduce the above copyright
43 * notice, this list of conditions and the following disclaimer in
44 * the documentation and/or other materials provided with the
45 * distribution.
46 * * Neither the name Intel Corporation nor the names of its
47 * contributors may be used to endorse or promote products derived
48 * from this software without specific prior written permission.
49 *
50 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
51 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
52 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
53 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
54 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
55 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
56 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
57 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
58 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
59 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
60 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
61 *****************************************************************************/
62
63#ifndef __iwl_eeprom_h__
64#define __iwl_eeprom_h__
65
be1a71a1
JB
66#include <net/mac80211.h>
67
c79dd5b5 68struct iwl_priv;
34cf6ff6
AK
69
70/*
71 * EEPROM access time values:
72 *
3d5717ad 73 * Driver initiates EEPROM read by writing byte address << 1 to CSR_EEPROM_REG.
34cf6ff6
AK
74 * Driver then polls CSR_EEPROM_REG for CSR_EEPROM_REG_READ_VALID_MSK (0x1).
75 * When polling, wait 10 uSec between polling loops, up to a maximum 5000 uSec.
76 * Driver reads 16-bit value from bits 31-16 of CSR_EEPROM_REG.
77 */
78#define IWL_EEPROM_ACCESS_TIMEOUT 5000 /* uSec */
34cf6ff6 79
3d5717ad 80#define IWL_EEPROM_SEM_TIMEOUT 10 /* microseconds */
34cf6ff6
AK
81#define IWL_EEPROM_SEM_RETRY_LIMIT 1000 /* number of attempts (not time) */
82
83
84/*
85 * Regulatory channel usage flags in EEPROM struct iwl4965_eeprom_channel.flags.
86 *
87 * IBSS and/or AP operation is allowed *only* on those channels with
88 * (VALID && IBSS && ACTIVE && !RADAR). This restriction is in place because
89 * RADAR detection is not supported by the 4965 driver, but is a
90 * requirement for establishing a new network for legal operation on channels
91 * requiring RADAR detection or restricting ACTIVE scanning.
92 *
7aafef1c
WYG
93 * NOTE: "WIDE" flag does not indicate anything about "HT40" 40 MHz channels.
94 * It only indicates that 20 MHz channel use is supported; HT40 channel
34cf6ff6 95 * usage is indicated by a separate set of regulatory flags for each
7aafef1c 96 * HT40 channel pair.
34cf6ff6
AK
97 *
98 * NOTE: Using a channel inappropriately will result in a uCode error!
99 */
100#define IWL_NUM_TX_CALIB_GROUPS 5
101enum {
102 EEPROM_CHANNEL_VALID = (1 << 0), /* usable for this SKU/geo */
103 EEPROM_CHANNEL_IBSS = (1 << 1), /* usable as an IBSS channel */
104 /* Bit 2 Reserved */
105 EEPROM_CHANNEL_ACTIVE = (1 << 3), /* active scanning allowed */
106 EEPROM_CHANNEL_RADAR = (1 << 4), /* radar detection required */
107 EEPROM_CHANNEL_WIDE = (1 << 5), /* 20 MHz channel okay */
fe7c4040 108 /* Bit 6 Reserved (was Narrow Channel) */
34cf6ff6
AK
109 EEPROM_CHANNEL_DFS = (1 << 7), /* dynamic freq selection candidate */
110};
111
112/* SKU Capabilities */
113#define EEPROM_SKU_CAP_SW_RF_KILL_ENABLE (1 << 0)
114#define EEPROM_SKU_CAP_HW_RF_KILL_ENABLE (1 << 1)
115
116/* *regulatory* channel data format in eeprom, one for each channel.
7aafef1c 117 * There are separate entries for HT40 (40 MHz) vs. normal (20 MHz) channels. */
073d3f5f 118struct iwl_eeprom_channel {
34cf6ff6
AK
119 u8 flags; /* EEPROM_CHANNEL_* flags copied from EEPROM */
120 s8 max_power_avg; /* max power (dBm) on this chnl, limit 31 */
ba2d3587 121} __packed;
34cf6ff6 122
ab9fd1bf
WYG
123/**
124 * iwl_eeprom_enhanced_txpwr structure
125 * This structure presents the enhanced regulatory tx power limit layout
126 * in eeprom image
127 * Enhanced regulatory tx power portion of eeprom image can be broken down
128 * into individual structures; each one is 8 bytes in size and contain the
129 * following information
85f0d9e8 130 * @common: (desc + channel) not used by driver, should _NOT_ be "zero"
ab9fd1bf
WYG
131 * @chain_a_max_pwr: chain a max power in 1/2 dBm
132 * @chain_b_max_pwr: chain b max power in 1/2 dBm
133 * @chain_c_max_pwr: chain c max power in 1/2 dBm
85f0d9e8 134 * @reserved: not used, should be "zero"
ab9fd1bf
WYG
135 * @mimo2_max_pwr: mimo2 max power in 1/2 dBm
136 * @mimo3_max_pwr: mimo3 max power in 1/2 dBm
137 *
138 */
139struct iwl_eeprom_enhanced_txpwr {
b7bb1756 140 __le16 common;
ab9fd1bf
WYG
141 s8 chain_a_max;
142 s8 chain_b_max;
143 s8 chain_c_max;
85f0d9e8 144 s8 reserved;
ab9fd1bf
WYG
145 s8 mimo2_max;
146 s8 mimo3_max;
ba2d3587 147} __packed;
ab9fd1bf 148
e6148917
SO
149/* 3945 Specific */
150#define EEPROM_3945_EEPROM_VERSION (0x2f)
151
34cf6ff6
AK
152/* 4965 has two radio transmitters (and 3 radio receivers) */
153#define EEPROM_TX_POWER_TX_CHAINS (2)
154
155/* 4965 has room for up to 8 sets of txpower calibration data */
156#define EEPROM_TX_POWER_BANDS (8)
157
158/* 4965 factory calibration measures txpower gain settings for
159 * each of 3 target output levels */
160#define EEPROM_TX_POWER_MEASUREMENTS (3)
161
073d3f5f
TW
162/* 4965 Specific */
163/* 4965 driver does not work with txpower calibration version < 5 */
164#define EEPROM_4965_TX_POWER_VERSION (5)
8614f360 165#define EEPROM_4965_EEPROM_VERSION (0x2f)
073d3f5f
TW
166#define EEPROM_4965_CALIB_VERSION_OFFSET (2*0xB6) /* 2 bytes */
167#define EEPROM_4965_CALIB_TXPOWER_OFFSET (2*0xE8) /* 48 bytes */
168#define EEPROM_4965_BOARD_REVISION (2*0x4F) /* 2 bytes */
169#define EEPROM_4965_BOARD_PBA (2*0x56+1) /* 9 bytes */
34cf6ff6 170
f1f69415
TW
171/* 5000 Specific */
172#define EEPROM_5000_TX_POWER_VERSION (4)
173#define EEPROM_5000_EEPROM_VERSION (0x11A)
174
7944f8e4
WYG
175/* 5000 and up calibration */
176#define EEPROM_CALIB_ALL (INDIRECT_ADDRESS | INDIRECT_CALIBRATION)
177#define EEPROM_XTAL ((2*0x128) | EEPROM_CALIB_ALL)
178
179/* 5000 temperature */
180#define EEPROM_5000_TEMPERATURE ((2*0x12A) | EEPROM_CALIB_ALL)
181
182/* agn links */
183#define EEPROM_LINK_HOST (2*0x64)
184#define EEPROM_LINK_GENERAL (2*0x65)
185#define EEPROM_LINK_REGULATORY (2*0x66)
186#define EEPROM_LINK_CALIBRATION (2*0x67)
187#define EEPROM_LINK_PROCESS_ADJST (2*0x68)
188#define EEPROM_LINK_OTHERS (2*0x69)
189
190/* agn regulatory - indirect access */
e04ed0a5 191#define EEPROM_REG_BAND_1_CHANNELS ((0x08)\
25ae3986 192 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 28 bytes */
e04ed0a5 193#define EEPROM_REG_BAND_2_CHANNELS ((0x26)\
25ae3986 194 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 26 bytes */
e04ed0a5 195#define EEPROM_REG_BAND_3_CHANNELS ((0x42)\
25ae3986 196 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 24 bytes */
e04ed0a5 197#define EEPROM_REG_BAND_4_CHANNELS ((0x5C)\
25ae3986 198 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 22 bytes */
e04ed0a5 199#define EEPROM_REG_BAND_5_CHANNELS ((0x74)\
25ae3986 200 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 12 bytes */
e04ed0a5 201#define EEPROM_REG_BAND_24_HT40_CHANNELS ((0x82)\
25ae3986 202 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 14 bytes */
e04ed0a5 203#define EEPROM_REG_BAND_52_HT40_CHANNELS ((0x92)\
25ae3986
TW
204 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 22 bytes */
205
f2fa1b01
SZ
206/* 6000 regulatory - indirect access */
207#define EEPROM_6000_REG_BAND_24_HT40_CHANNELS ((0x80)\
208 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 14 bytes */
209
ab9fd1bf
WYG
210/* 6000 and up regulatory tx power - indirect access */
211/* max. elements per section */
212#define EEPROM_MAX_TXPOWER_SECTION_ELEMENTS (8)
213#define EEPROM_TXPOWER_COMMON_HT40_INDEX (2)
214
215/**
216 * Partition the enhanced tx power portion of eeprom image into
217 * 10 sections based on band, modulation, frequency and channel
218 *
219 * Section 1: all CCK channels
220 * Section 2: all 2.4 GHz OFDM (Legacy, HT and HT40 ) channels
221 * Section 3: all 5.2 GHz OFDM (Legacy, HT and HT40) channels
222 * Section 4: 2.4 GHz 20MHz channels: 1, 2, 10, 11. Both Legacy and HT
223 * Section 5: 2.4 GHz 40MHz channels: 1, 2, 6, 7, 9, (_above_)
224 * Section 6: 5.2 GHz 20MHz channels: 36, 64, 100, both Legacy and HT
225 * Section 7: 5.2 GHz 40MHz channels: 36, 60, 100 (_above_)
226 * Section 8: 2.4 GHz channel 13, Both Legacy and HT
227 * Section 9: 2.4 GHz channel 140, Both Legacy and HT
228 * Section 10: 2.4 GHz 40MHz channels: 132, 44 (_above_)
229 */
230/* 2.4 GHz band: CCK */
722d9b1e 231#define EEPROM_LB_CCK_20_COMMON ((0xA8)\
ab9fd1bf
WYG
232 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 8 bytes */
233/* 2.4 GHz band: 20MHz-Legacy, 20MHz-HT, 40MHz-HT */
722d9b1e 234#define EEPROM_LB_OFDM_COMMON ((0xB0)\
ab9fd1bf
WYG
235 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 24 bytes */
236/* 5.2 GHz band: 20MHz-Legacy, 20MHz-HT, 40MHz-HT */
722d9b1e 237#define EEPROM_HB_OFDM_COMMON ((0xC8)\
ab9fd1bf
WYG
238 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 24 bytes */
239/* 2.4GHz band channels:
240 * 1Legacy, 1HT, 2Legacy, 2HT, 10Legacy, 10HT, 11Legacy, 11HT */
722d9b1e 241#define EEPROM_LB_OFDM_20_BAND ((0xE0)\
ab9fd1bf
WYG
242 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 64 bytes */
243/* 2.4 GHz band HT40 channels: (1,+1) (2,+1) (6,+1) (7,+1) (9,+1) */
722d9b1e 244#define EEPROM_LB_OFDM_HT40_BAND ((0x120)\
ab9fd1bf
WYG
245 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 40 bytes */
246/* 5.2GHz band channels: 36Legacy, 36HT, 64Legacy, 64HT, 100Legacy, 100HT */
722d9b1e 247#define EEPROM_HB_OFDM_20_BAND ((0x148)\
ab9fd1bf
WYG
248 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 48 bytes */
249/* 5.2 GHz band HT40 channels: (36,+1) (60,+1) (100,+1) */
722d9b1e 250#define EEPROM_HB_OFDM_HT40_BAND ((0x178)\
ab9fd1bf
WYG
251 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 24 bytes */
252/* 2.4 GHz band, channnel 13: Legacy, HT */
722d9b1e 253#define EEPROM_LB_OFDM_20_CHANNEL_13 ((0x190)\
ab9fd1bf
WYG
254 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 16 bytes */
255/* 5.2 GHz band, channnel 140: Legacy, HT */
722d9b1e 256#define EEPROM_HB_OFDM_20_CHANNEL_140 ((0x1A0)\
ab9fd1bf
WYG
257 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 16 bytes */
258/* 5.2 GHz band, HT40 channnels (132,+1) (44,+1) */
722d9b1e 259#define EEPROM_HB_OFDM_HT40_BAND_1 ((0x1B0)\
ab9fd1bf
WYG
260 | INDIRECT_ADDRESS | INDIRECT_REGULATORY) /* 16 bytes */
261
262
0ef2ca67
TW
263/* 5050 Specific */
264#define EEPROM_5050_TX_POWER_VERSION (4)
265#define EEPROM_5050_EEPROM_VERSION (0x21E)
25ae3986 266
1f4b9665 267/* 1000 Specific */
00e70590 268#define EEPROM_1000_TX_POWER_VERSION (4)
72f0ebd9 269#define EEPROM_1000_EEPROM_VERSION (0x15C)
1f4b9665 270
32b7e244 271/* 6x00 Specific */
00e70590 272#define EEPROM_6000_TX_POWER_VERSION (4)
1f4b9665
WYG
273#define EEPROM_6000_EEPROM_VERSION (0x434)
274
32b7e244 275/* 6x50 Specific */
00e70590 276#define EEPROM_6050_TX_POWER_VERSION (4)
32b7e244
WYG
277#define EEPROM_6050_EEPROM_VERSION (0x532)
278
03264339
SZ
279/* 6x50g2 Specific */
280#define EEPROM_6050G2_TX_POWER_VERSION (6)
281#define EEPROM_6050G2_EEPROM_VERSION (0x553)
282
4b3e8062
SZ
283/* 6x00g2 Specific */
284#define EEPROM_6000G2_TX_POWER_VERSION (6)
285#define EEPROM_6000G2_EEPROM_VERSION (0x709)
286
0848e297 287/* OTP */
415e4993
WYG
288/* lower blocks contain EEPROM image and calibration data */
289#define OTP_LOW_IMAGE_SIZE (2 * 512 * sizeof(u16)) /* 2 KB */
290/* high blocks contain PAPD data */
291#define OTP_HIGH_IMAGE_SIZE_6x00 (6 * 512 * sizeof(u16)) /* 6 KB */
292#define OTP_HIGH_IMAGE_SIZE_1000 (0x200 * sizeof(u16)) /* 1024 bytes */
293#define OTP_MAX_LL_ITEMS_1000 (3) /* OTP blocks for 1000 */
294#define OTP_MAX_LL_ITEMS_6x00 (4) /* OTP blocks for 6x00 */
295#define OTP_MAX_LL_ITEMS_6x50 (7) /* OTP blocks for 6x50 */
0848e297 296
bf85ea4f
AK
297/* 2.4 GHz */
298extern const u8 iwl_eeprom_band_1[14];
34cf6ff6
AK
299
300/*
073d3f5f 301 * factory calibration data for one txpower level, on one channel,
34cf6ff6
AK
302 * measured on one of the 2 tx chains (radio transmitter and associated
303 * antenna). EEPROM contains:
304 *
305 * 1) Temperature (degrees Celsius) of device when measurement was made.
306 *
307 * 2) Gain table index used to achieve the target measurement power.
308 * This refers to the "well-known" gain tables (see iwl-4965-hw.h).
309 *
310 * 3) Actual measured output power, in half-dBm ("34" = 17 dBm).
311 *
312 * 4) RF power amplifier detector level measurement (not used).
313 */
073d3f5f 314struct iwl_eeprom_calib_measure {
34cf6ff6
AK
315 u8 temperature; /* Device temperature (Celsius) */
316 u8 gain_idx; /* Index into gain table */
317 u8 actual_pow; /* Measured RF output power, half-dBm */
318 s8 pa_det; /* Power amp detector level (not used) */
ba2d3587 319} __packed;
34cf6ff6
AK
320
321
322/*
073d3f5f 323 * measurement set for one channel. EEPROM contains:
34cf6ff6
AK
324 *
325 * 1) Channel number measured
326 *
327 * 2) Measurements for each of 3 power levels for each of 2 radio transmitters
328 * (a.k.a. "tx chains") (6 measurements altogether)
329 */
073d3f5f 330struct iwl_eeprom_calib_ch_info {
34cf6ff6 331 u8 ch_num;
073d3f5f 332 struct iwl_eeprom_calib_measure
34cf6ff6
AK
333 measurements[EEPROM_TX_POWER_TX_CHAINS]
334 [EEPROM_TX_POWER_MEASUREMENTS];
ba2d3587 335} __packed;
34cf6ff6
AK
336
337/*
073d3f5f 338 * txpower subband info.
34cf6ff6
AK
339 *
340 * For each frequency subband, EEPROM contains the following:
341 *
342 * 1) First and last channels within range of the subband. "0" values
343 * indicate that this sample set is not being used.
344 *
345 * 2) Sample measurement sets for 2 channels close to the range endpoints.
346 */
073d3f5f 347struct iwl_eeprom_calib_subband_info {
34cf6ff6
AK
348 u8 ch_from; /* channel number of lowest channel in subband */
349 u8 ch_to; /* channel number of highest channel in subband */
073d3f5f
TW
350 struct iwl_eeprom_calib_ch_info ch1;
351 struct iwl_eeprom_calib_ch_info ch2;
ba2d3587 352} __packed;
34cf6ff6
AK
353
354
355/*
073d3f5f 356 * txpower calibration info. EEPROM contains:
34cf6ff6
AK
357 *
358 * 1) Factory-measured saturation power levels (maximum levels at which
359 * tx power amplifier can output a signal without too much distortion).
360 * There is one level for 2.4 GHz band and one for 5 GHz band. These
361 * values apply to all channels within each of the bands.
362 *
363 * 2) Factory-measured power supply voltage level. This is assumed to be
364 * constant (i.e. same value applies to all channels/bands) while the
365 * factory measurements are being made.
366 *
367 * 3) Up to 8 sets of factory-measured txpower calibration values.
368 * These are for different frequency ranges, since txpower gain
369 * characteristics of the analog radio circuitry vary with frequency.
370 *
371 * Not all sets need to be filled with data;
073d3f5f 372 * struct iwl_eeprom_calib_subband_info contains range of channels
34cf6ff6
AK
373 * (0 if unused) for each set of data.
374 */
073d3f5f 375struct iwl_eeprom_calib_info {
34cf6ff6
AK
376 u8 saturation_power24; /* half-dBm (e.g. "34" = 17 dBm) */
377 u8 saturation_power52; /* half-dBm */
b7bb1756 378 __le16 voltage; /* signed */
073d3f5f 379 struct iwl_eeprom_calib_subband_info
34cf6ff6 380 band_info[EEPROM_TX_POWER_BANDS];
ba2d3587 381} __packed;
34cf6ff6
AK
382
383
073d3f5f
TW
384#define ADDRESS_MSK 0x0000FFFF
385#define INDIRECT_TYPE_MSK 0x000F0000
386#define INDIRECT_HOST 0x00010000
387#define INDIRECT_GENERAL 0x00020000
388#define INDIRECT_REGULATORY 0x00030000
389#define INDIRECT_CALIBRATION 0x00040000
390#define INDIRECT_PROCESS_ADJST 0x00050000
391#define INDIRECT_OTHERS 0x00060000
392#define INDIRECT_ADDRESS 0x00100000
393
394/* General */
395#define EEPROM_DEVICE_ID (2*0x08) /* 2 bytes */
396#define EEPROM_MAC_ADDRESS (2*0x15) /* 6 bytes */
397#define EEPROM_BOARD_REVISION (2*0x35) /* 2 bytes */
398#define EEPROM_BOARD_PBA_NUMBER (2*0x3B+1) /* 9 bytes */
399#define EEPROM_VERSION (2*0x44) /* 2 bytes */
400#define EEPROM_SKU_CAP (2*0x45) /* 1 bytes */
073d3f5f
TW
401#define EEPROM_OEM_MODE (2*0x46) /* 2 bytes */
402#define EEPROM_WOWLAN_MODE (2*0x47) /* 2 bytes */
694cc56d 403#define EEPROM_RADIO_CONFIG (2*0x48) /* 2 bytes */
073d3f5f 404#define EEPROM_3945_M_VERSION (2*0x4A) /* 1 bytes */
c6fa17ed 405#define EEPROM_NUM_MAC_ADDRESS (2*0x4C) /* 2 bytes */
34cf6ff6 406
694cc56d
TW
407/* The following masks are to be applied on EEPROM_RADIO_CONFIG */
408#define EEPROM_RF_CFG_TYPE_MSK(x) (x & 0x3) /* bits 0-1 */
409#define EEPROM_RF_CFG_STEP_MSK(x) ((x >> 2) & 0x3) /* bits 2-3 */
410#define EEPROM_RF_CFG_DASH_MSK(x) ((x >> 4) & 0x3) /* bits 4-5 */
411#define EEPROM_RF_CFG_PNUM_MSK(x) ((x >> 6) & 0x3) /* bits 6-7 */
412#define EEPROM_RF_CFG_TX_ANT_MSK(x) ((x >> 8) & 0xF) /* bits 8-11 */
413#define EEPROM_RF_CFG_RX_ANT_MSK(x) ((x >> 12) & 0xF) /* bits 12-15 */
414
415#define EEPROM_3945_RF_CFG_TYPE_MAX 0x0
416#define EEPROM_4965_RF_CFG_TYPE_MAX 0x1
9371d4ed
WYG
417
418/* Radio Config for 5000 and up */
419#define EEPROM_RF_CONFIG_TYPE_R3x3 0x0
420#define EEPROM_RF_CONFIG_TYPE_R2x2 0x1
421#define EEPROM_RF_CONFIG_TYPE_R1x2 0x2
422#define EEPROM_RF_CONFIG_TYPE_MAX 0x3
694cc56d 423
34cf6ff6
AK
424/*
425 * Per-channel regulatory data.
426 *
073d3f5f 427 * Each channel that *might* be supported by iwl has a fixed location
34cf6ff6
AK
428 * in EEPROM containing EEPROM_CHANNEL_* usage flags (LSB) and max regulatory
429 * txpower (MSB).
430 *
7aafef1c 431 * Entries immediately below are for 20 MHz channel width. HT40 (40 MHz)
34cf6ff6
AK
432 * channels (only for 4965, not supported by 3945) appear later in the EEPROM.
433 *
434 * 2.4 GHz channels 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
435 */
073d3f5f
TW
436#define EEPROM_REGULATORY_SKU_ID (2*0x60) /* 4 bytes */
437#define EEPROM_REGULATORY_BAND_1 (2*0x62) /* 2 bytes */
438#define EEPROM_REGULATORY_BAND_1_CHANNELS (2*0x63) /* 28 bytes */
34cf6ff6
AK
439
440/*
441 * 4.9 GHz channels 183, 184, 185, 187, 188, 189, 192, 196,
442 * 5.0 GHz channels 7, 8, 11, 12, 16
443 * (4915-5080MHz) (none of these is ever supported)
444 */
073d3f5f
TW
445#define EEPROM_REGULATORY_BAND_2 (2*0x71) /* 2 bytes */
446#define EEPROM_REGULATORY_BAND_2_CHANNELS (2*0x72) /* 26 bytes */
34cf6ff6
AK
447
448/*
449 * 5.2 GHz channels 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64
450 * (5170-5320MHz)
451 */
073d3f5f
TW
452#define EEPROM_REGULATORY_BAND_3 (2*0x7F) /* 2 bytes */
453#define EEPROM_REGULATORY_BAND_3_CHANNELS (2*0x80) /* 24 bytes */
34cf6ff6
AK
454
455/*
456 * 5.5 GHz channels 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140
457 * (5500-5700MHz)
458 */
073d3f5f
TW
459#define EEPROM_REGULATORY_BAND_4 (2*0x8C) /* 2 bytes */
460#define EEPROM_REGULATORY_BAND_4_CHANNELS (2*0x8D) /* 22 bytes */
34cf6ff6
AK
461
462/*
463 * 5.7 GHz channels 145, 149, 153, 157, 161, 165
464 * (5725-5825MHz)
465 */
073d3f5f
TW
466#define EEPROM_REGULATORY_BAND_5 (2*0x98) /* 2 bytes */
467#define EEPROM_REGULATORY_BAND_5_CHANNELS (2*0x99) /* 12 bytes */
34cf6ff6
AK
468
469/*
7aafef1c 470 * 2.4 GHz HT40 channels 1 (5), 2 (6), 3 (7), 4 (8), 5 (9), 6 (10), 7 (11)
34cf6ff6
AK
471 *
472 * The channel listed is the center of the lower 20 MHz half of the channel.
473 * The overall center frequency is actually 2 channels (10 MHz) above that,
7aafef1c
WYG
474 * and the upper half of each HT40 channel is centered 4 channels (20 MHz) away
475 * from the lower half; e.g. the upper half of HT40 channel 1 is channel 5,
476 * and the overall HT40 channel width centers on channel 3.
34cf6ff6
AK
477 *
478 * NOTE: The RXON command uses 20 MHz channel numbers to specify the
479 * control channel to which to tune. RXON also specifies whether the
7aafef1c 480 * control channel is the upper or lower half of a HT40 channel.
34cf6ff6 481 *
7aafef1c 482 * NOTE: 4965 does not support HT40 channels on 2.4 GHz.
34cf6ff6 483 */
7aafef1c 484#define EEPROM_4965_REGULATORY_BAND_24_HT40_CHANNELS (2*0xA0) /* 14 bytes */
34cf6ff6
AK
485
486/*
7aafef1c 487 * 5.2 GHz HT40 channels 36 (40), 44 (48), 52 (56), 60 (64),
34cf6ff6
AK
488 * 100 (104), 108 (112), 116 (120), 124 (128), 132 (136), 149 (153), 157 (161)
489 */
7aafef1c 490#define EEPROM_4965_REGULATORY_BAND_52_HT40_CHANNELS (2*0xA8) /* 22 bytes */
34cf6ff6 491
7aafef1c 492#define EEPROM_REGULATORY_BAND_NO_HT40 (0)
a89d03c4 493
34cf6ff6 494struct iwl_eeprom_ops {
073d3f5f 495 const u32 regulatory_bands[7];
c79dd5b5
TW
496 int (*acquire_semaphore) (struct iwl_priv *priv);
497 void (*release_semaphore) (struct iwl_priv *priv);
0ef2ca67 498 u16 (*calib_version) (struct iwl_priv *priv);
073d3f5f 499 const u8* (*query_addr) (const struct iwl_priv *priv, size_t offset);
ab9fd1bf 500 void (*update_enhanced_txpower) (struct iwl_priv *priv);
34cf6ff6
AK
501};
502
503
c79dd5b5 504int iwl_eeprom_init(struct iwl_priv *priv);
073d3f5f 505void iwl_eeprom_free(struct iwl_priv *priv);
8614f360 506int iwl_eeprom_check_version(struct iwl_priv *priv);
073d3f5f 507const u8 *iwl_eeprom_query_addr(const struct iwl_priv *priv, size_t offset);
c79dd5b5 508int iwlcore_eeprom_verify_signature(struct iwl_priv *priv);
3be63ff0 509u16 iwl_eeprom_query16(const struct iwl_priv *priv, size_t offset);
073d3f5f 510const u8 *iwlcore_eeprom_query_addr(const struct iwl_priv *priv, size_t offset);
bf85ea4f
AK
511int iwl_init_channel_map(struct iwl_priv *priv);
512void iwl_free_channel_map(struct iwl_priv *priv);
8622e705 513const struct iwl_channel_info *iwl_get_channel_info(
bf85ea4f
AK
514 const struct iwl_priv *priv,
515 enum ieee80211_band band, u16 channel);
516
34cf6ff6 517#endif /* __iwl_eeprom_h__ */