]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/net/wireless/iwlwifi/iwl-3945.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
iwlwifi: modify out-dated comments
[net-next-2.6.git] / drivers / net / wireless / iwlwifi / iwl-3945.c
CommitLineData
b481de9c
ZY		 1/******************************************************************************
2 *
1f447808 3 * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
b481de9c
ZY		 4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of version 2 of the GNU General Public License as
7 * published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program; if not, write to the Free Software Foundation, Inc.,
16 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
17 *
18 * The full GNU General Public License is included in this distribution in the
19 * file called LICENSE.
20 *
21 * Contact Information:
759ef89f 22 * Intel Linux Wireless <ilw@linux.intel.com>
b481de9c
ZY		 23 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
24 *
25 *****************************************************************************/
26
27#include <linux/kernel.h>
28#include <linux/module.h>
b481de9c
ZY		 29#include <linux/init.h>
30#include <linux/pci.h>
31#include <linux/dma-mapping.h>
32#include <linux/delay.h>
d43c36dc 33#include <linux/sched.h>
b481de9c
ZY		 34#include <linux/skbuff.h>
35#include <linux/netdevice.h>
36#include <linux/wireless.h>
37#include <linux/firmware.h>
b481de9c 38#include <linux/etherdevice.h>
12342c47
ZY		 39#include <asm/unaligned.h>
40#include <net/mac80211.h>
b481de9c 41
dbb6654c 42#include "iwl-fh.h"
bddadf86 43#include "iwl-3945-fh.h"
600c0e11 44#include "iwl-commands.h"
17f841cd 45#include "iwl-sta.h"
b481de9c 46#include "iwl-3945.h"
e6148917 47#include "iwl-eeprom.h"
5747d47f 48#include "iwl-core.h"
4a6547c7 49#include "iwl-helpers.h"
e932a609
JB		 50#include "iwl-led.h"
51#include "iwl-3945-led.h"
17f36fc6 52#include "iwl-3945-debugfs.h"
b481de9c
ZY		 53
54#define IWL_DECLARE_RATE_INFO(r, ip, in, rp, rn, pp, np) \
55 [IWL_RATE_##r##M_INDEX] = { IWL_RATE_##r##M_PLCP, \
56 IWL_RATE_##r##M_IEEE, \
57 IWL_RATE_##ip##M_INDEX, \
58 IWL_RATE_##in##M_INDEX, \
59 IWL_RATE_##rp##M_INDEX, \
60 IWL_RATE_##rn##M_INDEX, \
61 IWL_RATE_##pp##M_INDEX, \
14577f23
MA		 62 IWL_RATE_##np##M_INDEX, \
63 IWL_RATE_##r##M_INDEX_TABLE, \
64 IWL_RATE_##ip##M_INDEX_TABLE }
b481de9c
ZY		 65
66/*
67 * Parameter order:
68 * rate, prev rate, next rate, prev tgg rate, next tgg rate
69 *
70 * If there isn't a valid next or previous rate then INV is used which
71 * maps to IWL_RATE_INVALID
72 *
73 */
d9829a67 74const struct iwl3945_rate_info iwl3945_rates[IWL_RATE_COUNT_3945] = {
14577f23
MA		 75 IWL_DECLARE_RATE_INFO(1, INV, 2, INV, 2, INV, 2), /* 1mbps */
76 IWL_DECLARE_RATE_INFO(2, 1, 5, 1, 5, 1, 5), /* 2mbps */
77 IWL_DECLARE_RATE_INFO(5, 2, 6, 2, 11, 2, 11), /*5.5mbps */
78 IWL_DECLARE_RATE_INFO(11, 9, 12, 5, 12, 5, 18), /* 11mbps */
b481de9c
ZY		 79 IWL_DECLARE_RATE_INFO(6, 5, 9, 5, 11, 5, 11), /* 6mbps */
80 IWL_DECLARE_RATE_INFO(9, 6, 11, 5, 11, 5, 11), /* 9mbps */
81 IWL_DECLARE_RATE_INFO(12, 11, 18, 11, 18, 11, 18), /* 12mbps */
82 IWL_DECLARE_RATE_INFO(18, 12, 24, 12, 24, 11, 24), /* 18mbps */
83 IWL_DECLARE_RATE_INFO(24, 18, 36, 18, 36, 18, 36), /* 24mbps */
84 IWL_DECLARE_RATE_INFO(36, 24, 48, 24, 48, 24, 48), /* 36mbps */
85 IWL_DECLARE_RATE_INFO(48, 36, 54, 36, 54, 36, 54), /* 48mbps */
86 IWL_DECLARE_RATE_INFO(54, 48, INV, 48, INV, 48, INV),/* 54mbps */
b481de9c
ZY		 87};
88
bb8c093b 89/* 1 = enable the iwl3945_disable_events() function */
b481de9c
ZY		 90#define IWL_EVT_DISABLE (0)
91#define IWL_EVT_DISABLE_SIZE (1532/32)
92
93/**
bb8c093b 94 * iwl3945_disable_events - Disable selected events in uCode event log
b481de9c
ZY		 95 *
96 * Disable an event by writing "1"s into "disable"
97 * bitmap in SRAM. Bit position corresponds to Event # (id/type).
98 * Default values of 0 enable uCode events to be logged.
99 * Use for only special debugging. This function is just a placeholder as-is,
100 * you'll need to provide the special bits! ...
101 * ... and set IWL_EVT_DISABLE to 1. */
4a8a4322 102void iwl3945_disable_events(struct iwl_priv *priv)
b481de9c 103{
b481de9c
ZY		 104 int i;
105 u32 base; /* SRAM address of event log header */
106 u32 disable_ptr; /* SRAM address of event-disable bitmap array */
107 u32 array_size; /* # of u32 entries in array */
108 u32 evt_disable[IWL_EVT_DISABLE_SIZE] = {
109 0x00000000, /* 31 - 0 Event id numbers */
110 0x00000000, /* 63 - 32 */
111 0x00000000, /* 95 - 64 */
112 0x00000000, /* 127 - 96 */
113 0x00000000, /* 159 - 128 */
114 0x00000000, /* 191 - 160 */
115 0x00000000, /* 223 - 192 */
116 0x00000000, /* 255 - 224 */
117 0x00000000, /* 287 - 256 */
118 0x00000000, /* 319 - 288 */
119 0x00000000, /* 351 - 320 */
120 0x00000000, /* 383 - 352 */
121 0x00000000, /* 415 - 384 */
122 0x00000000, /* 447 - 416 */
123 0x00000000, /* 479 - 448 */
124 0x00000000, /* 511 - 480 */
125 0x00000000, /* 543 - 512 */
126 0x00000000, /* 575 - 544 */
127 0x00000000, /* 607 - 576 */
128 0x00000000, /* 639 - 608 */
129 0x00000000, /* 671 - 640 */
130 0x00000000, /* 703 - 672 */
131 0x00000000, /* 735 - 704 */
132 0x00000000, /* 767 - 736 */
133 0x00000000, /* 799 - 768 */
134 0x00000000, /* 831 - 800 */
135 0x00000000, /* 863 - 832 */
136 0x00000000, /* 895 - 864 */
137 0x00000000, /* 927 - 896 */
138 0x00000000, /* 959 - 928 */
139 0x00000000, /* 991 - 960 */
140 0x00000000, /* 1023 - 992 */
141 0x00000000, /* 1055 - 1024 */
142 0x00000000, /* 1087 - 1056 */
143 0x00000000, /* 1119 - 1088 */
144 0x00000000, /* 1151 - 1120 */
145 0x00000000, /* 1183 - 1152 */
146 0x00000000, /* 1215 - 1184 */
147 0x00000000, /* 1247 - 1216 */
148 0x00000000, /* 1279 - 1248 */
149 0x00000000, /* 1311 - 1280 */
150 0x00000000, /* 1343 - 1312 */
151 0x00000000, /* 1375 - 1344 */
152 0x00000000, /* 1407 - 1376 */
153 0x00000000, /* 1439 - 1408 */
154 0x00000000, /* 1471 - 1440 */
155 0x00000000, /* 1503 - 1472 */
156 };
157
158 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
bb8c093b 159 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
15b1687c 160 IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
b481de9c
ZY		 161 return;
162 }
163
5d49f498
AK		 164 disable_ptr = iwl_read_targ_mem(priv, base + (4 * sizeof(u32)));
165 array_size = iwl_read_targ_mem(priv, base + (5 * sizeof(u32)));
b481de9c
ZY		 166
167 if (IWL_EVT_DISABLE && (array_size == IWL_EVT_DISABLE_SIZE)) {
e1623446 168 IWL_DEBUG_INFO(priv, "Disabling selected uCode log events at 0x%x\n",
b481de9c 169 disable_ptr);
b481de9c 170 for (i = 0; i < IWL_EVT_DISABLE_SIZE; i++)
5d49f498 171 iwl_write_targ_mem(priv,
af7cca2a
TW		 172 disable_ptr + (i * sizeof(u32)),
173 evt_disable[i]);
b481de9c 174
b481de9c 175 } else {
e1623446
TW		 176 IWL_DEBUG_INFO(priv, "Selected uCode log events may be disabled\n");
177 IWL_DEBUG_INFO(priv, " by writing \"1\"s into disable bitmap\n");
178 IWL_DEBUG_INFO(priv, " in SRAM at 0x%x, size %d u32s\n",
b481de9c
ZY		 179 disable_ptr, array_size);
180 }
181
182}
183
17744ff6
TW		 184static int iwl3945_hwrate_to_plcp_idx(u8 plcp)
185{
186 int idx;
187
1d79e53c 188 for (idx = 0; idx < IWL_RATE_COUNT_3945; idx++)
17744ff6
TW		 189 if (iwl3945_rates[idx].plcp == plcp)
190 return idx;
191 return -1;
192}
193
d08853a3 194#ifdef CONFIG_IWLWIFI_DEBUG
04569cbe 195#define TX_STATUS_ENTRY(x) case TX_3945_STATUS_FAIL_ ## x: return #x
91c066f2
TW		 196
197static const char *iwl3945_get_tx_fail_reason(u32 status)
198{
199 switch (status & TX_STATUS_MSK) {
04569cbe 200 case TX_3945_STATUS_SUCCESS:
91c066f2
TW		 201 return "SUCCESS";
202 TX_STATUS_ENTRY(SHORT_LIMIT);
203 TX_STATUS_ENTRY(LONG_LIMIT);
204 TX_STATUS_ENTRY(FIFO_UNDERRUN);
205 TX_STATUS_ENTRY(MGMNT_ABORT);
206 TX_STATUS_ENTRY(NEXT_FRAG);
207 TX_STATUS_ENTRY(LIFE_EXPIRE);
208 TX_STATUS_ENTRY(DEST_PS);
209 TX_STATUS_ENTRY(ABORTED);
210 TX_STATUS_ENTRY(BT_RETRY);
211 TX_STATUS_ENTRY(STA_INVALID);
212 TX_STATUS_ENTRY(FRAG_DROPPED);
213 TX_STATUS_ENTRY(TID_DISABLE);
214 TX_STATUS_ENTRY(FRAME_FLUSHED);
215 TX_STATUS_ENTRY(INSUFFICIENT_CF_POLL);
216 TX_STATUS_ENTRY(TX_LOCKED);
217 TX_STATUS_ENTRY(NO_BEACON_ON_RADAR);
218 }
219
220 return "UNKNOWN";
221}
222#else
223static inline const char *iwl3945_get_tx_fail_reason(u32 status)
224{
225 return "";
226}
227#endif
228
e6a9854b
JB		 229/*
230 * get ieee prev rate from rate scale table.
231 * for A and B mode we need to overright prev
232 * value
233 */
4a8a4322 234int iwl3945_rs_next_rate(struct iwl_priv *priv, int rate)
e6a9854b
JB		 235{
236 int next_rate = iwl3945_get_prev_ieee_rate(rate);
237
238 switch (priv->band) {
239 case IEEE80211_BAND_5GHZ:
240 if (rate == IWL_RATE_12M_INDEX)
241 next_rate = IWL_RATE_9M_INDEX;
242 else if (rate == IWL_RATE_6M_INDEX)
243 next_rate = IWL_RATE_6M_INDEX;
244 break;
7262796a 245 case IEEE80211_BAND_2GHZ:
ee525d13 246 if (!(priv->_3945.sta_supp_rates & IWL_OFDM_RATES_MASK) &&
8ccde88a 247 iwl_is_associated(priv)) {
7262796a
AM		 248 if (rate == IWL_RATE_11M_INDEX)
249 next_rate = IWL_RATE_5M_INDEX;
250 }
e6a9854b 251 break;
7262796a 252
e6a9854b
JB		 253 default:
254 break;
255 }
256
257 return next_rate;
258}
259
91c066f2
TW		 260
261/**
262 * iwl3945_tx_queue_reclaim - Reclaim Tx queue entries already Tx'd
263 *
264 * When FW advances 'R' index, all entries between old and new 'R' index
265 * need to be reclaimed. As result, some free space forms. If there is
266 * enough free space (> low mark), wake the stack that feeds us.
267 */
4a8a4322 268static void iwl3945_tx_queue_reclaim(struct iwl_priv *priv,
91c066f2
TW		 269 int txq_id, int index)
270{
188cf6c7 271 struct iwl_tx_queue *txq = &priv->txq[txq_id];
d20b3c65 272 struct iwl_queue *q = &txq->q;
dbb6654c 273 struct iwl_tx_info *tx_info;
91c066f2
TW		 274
275 BUG_ON(txq_id == IWL_CMD_QUEUE_NUM);
276
277 for (index = iwl_queue_inc_wrap(index, q->n_bd); q->read_ptr != index;
278 q->read_ptr = iwl_queue_inc_wrap(q->read_ptr, q->n_bd)) {
279
280 tx_info = &txq->txb[txq->q.read_ptr];
e039fa4a 281 ieee80211_tx_status_irqsafe(priv->hw, tx_info->skb[0]);
91c066f2 282 tx_info->skb[0] = NULL;
7aaa1d79 283 priv->cfg->ops->lib->txq_free_tfd(priv, txq);
91c066f2
TW		 284 }
285
d20b3c65 286 if (iwl_queue_space(q) > q->low_mark && (txq_id >= 0) &&
91c066f2
TW		 287 (txq_id != IWL_CMD_QUEUE_NUM) &&
288 priv->mac80211_registered)
e4e72fb4 289 iwl_wake_queue(priv, txq_id);
91c066f2
TW		 290}
291
292/**
293 * iwl3945_rx_reply_tx - Handle Tx response
294 */
4a8a4322 295static void iwl3945_rx_reply_tx(struct iwl_priv *priv,
17f36fc6 296 struct iwl_rx_mem_buffer *rxb)
91c066f2 297{
2f301227 298 struct iwl_rx_packet *pkt = rxb_addr(rxb);
91c066f2
TW		 299 u16 sequence = le16_to_cpu(pkt->hdr.sequence);
300 int txq_id = SEQ_TO_QUEUE(sequence);
301 int index = SEQ_TO_INDEX(sequence);
188cf6c7 302 struct iwl_tx_queue *txq = &priv->txq[txq_id];
e039fa4a 303 struct ieee80211_tx_info *info;
91c066f2
TW		 304 struct iwl3945_tx_resp *tx_resp = (void *)&pkt->u.raw[0];
305 u32 status = le32_to_cpu(tx_resp->status);
306 int rate_idx;
74221d07 307 int fail;
91c066f2 308
625a381a 309 if ((index >= txq->q.n_bd) || (iwl_queue_used(&txq->q, index) == 0)) {
15b1687c 310 IWL_ERR(priv, "Read index for DMA queue txq_id (%d) index %d "
91c066f2
TW		 311 "is out of range [0-%d] %d %d\n", txq_id,
312 index, txq->q.n_bd, txq->q.write_ptr,
313 txq->q.read_ptr);
314 return;
315 }
316
e039fa4a 317 info = IEEE80211_SKB_CB(txq->txb[txq->q.read_ptr].skb[0]);
e6a9854b
JB		 318 ieee80211_tx_info_clear_status(info);
319
320 /* Fill the MRR chain with some info about on-chip retransmissions */
321 rate_idx = iwl3945_hwrate_to_plcp_idx(tx_resp->rate);
322 if (info->band == IEEE80211_BAND_5GHZ)
323 rate_idx -= IWL_FIRST_OFDM_RATE;
324
325 fail = tx_resp->failure_frame;
74221d07
AM		 326
327 info->status.rates[0].idx = rate_idx;
328 info->status.rates[0].count = fail + 1; /* add final attempt */
91c066f2 329
91c066f2 330 /* tx_status->rts_retry_count = tx_resp->failure_rts; */
e039fa4a
JB		 331 info->flags |= ((status & TX_STATUS_MSK) == TX_STATUS_SUCCESS) ?
332 IEEE80211_TX_STAT_ACK : 0;
91c066f2 333
e1623446 334 IWL_DEBUG_TX(priv, "Tx queue %d Status %s (0x%08x) plcp rate %d retries %d\n",
91c066f2
TW		 335 txq_id, iwl3945_get_tx_fail_reason(status), status,
336 tx_resp->rate, tx_resp->failure_frame);
337
e1623446 338 IWL_DEBUG_TX_REPLY(priv, "Tx queue reclaim %d\n", index);
91c066f2
TW		 339 iwl3945_tx_queue_reclaim(priv, txq_id, index);
340
341 if (iwl_check_bits(status, TX_ABORT_REQUIRED_MSK))
15b1687c 342 IWL_ERR(priv, "TODO: Implement Tx ABORT REQUIRED!!!\n");
91c066f2
TW		 343}
344
345
346
b481de9c
ZY		 347/*****************************************************************************
348 *
349 * Intel PRO/Wireless 3945ABG/BG Network Connection
350 *
351 * RX handler implementations
352 *
b481de9c 353 *****************************************************************************/
17f36fc6
AK		 354#ifdef CONFIG_IWLWIFI_DEBUG
355/*
356 * based on the assumption of all statistics counter are in DWORD
357 * FIXME: This function is for debugging, do not deal with
358 * the case of counters roll-over.
359 */
360static void iwl3945_accumulative_statistics(struct iwl_priv *priv,
361 __le32 *stats)
362{
363 int i;
364 __le32 *prev_stats;
365 u32 *accum_stats;
366 u32 *delta, *max_delta;
367
368 prev_stats = (__le32 *)&priv->_3945.statistics;
369 accum_stats = (u32 *)&priv->_3945.accum_statistics;
370 delta = (u32 *)&priv->_3945.delta_statistics;
371 max_delta = (u32 *)&priv->_3945.max_delta;
372
373 for (i = sizeof(__le32); i < sizeof(struct iwl3945_notif_statistics);
374 i += sizeof(__le32), stats++, prev_stats++, delta++,
375 max_delta++, accum_stats++) {
376 if (le32_to_cpu(*stats) > le32_to_cpu(*prev_stats)) {
377 *delta = (le32_to_cpu(*stats) -
378 le32_to_cpu(*prev_stats));
379 *accum_stats += *delta;
380 if (*delta > *max_delta)
381 *max_delta = *delta;
382 }
383 }
384
385 /* reset accumulative statistics for "no-counter" type statistics */
386 priv->_3945.accum_statistics.general.temperature =
387 priv->_3945.statistics.general.temperature;
388 priv->_3945.accum_statistics.general.ttl_timestamp =
389 priv->_3945.statistics.general.ttl_timestamp;
390}
391#endif
b481de9c 392
a29576a7
AK		 393/**
394 * iwl3945_good_plcp_health - checks for plcp error.
395 *
396 * When the plcp error is exceeding the thresholds, reset the radio
397 * to improve the throughput.
398 */
399static bool iwl3945_good_plcp_health(struct iwl_priv *priv,
400 struct iwl_rx_packet *pkt)
401{
402 bool rc = true;
403 struct iwl3945_notif_statistics current_stat;
404 int combined_plcp_delta;
405 unsigned int plcp_msec;
406 unsigned long plcp_received_jiffies;
407
408 memcpy(&current_stat, pkt->u.raw, sizeof(struct
409 iwl3945_notif_statistics));
410 /*
411 * check for plcp_err and trigger radio reset if it exceeds
412 * the plcp error threshold plcp_delta.
413 */
414 plcp_received_jiffies = jiffies;
415 plcp_msec = jiffies_to_msecs((long) plcp_received_jiffies -
416 (long) priv->plcp_jiffies);
417 priv->plcp_jiffies = plcp_received_jiffies;
418 /*
419 * check to make sure plcp_msec is not 0 to prevent division
420 * by zero.
421 */
422 if (plcp_msec) {
423 combined_plcp_delta =
424 (le32_to_cpu(current_stat.rx.ofdm.plcp_err) -
425 le32_to_cpu(priv->_3945.statistics.rx.ofdm.plcp_err));
426
427 if ((combined_plcp_delta > 0) &&
428 ((combined_plcp_delta * 100) / plcp_msec) >
429 priv->cfg->plcp_delta_threshold) {
430 /*
431 * if plcp_err exceed the threshold, the following
432 * data is printed in csv format:
433 * Text: plcp_err exceeded %d,
434 * Received ofdm.plcp_err,
435 * Current ofdm.plcp_err,
436 * combined_plcp_delta,
437 * plcp_msec
438 */
439 IWL_DEBUG_RADIO(priv, "plcp_err exceeded %u, "
440 "%u, %d, %u mSecs\n",
441 priv->cfg->plcp_delta_threshold,
442 le32_to_cpu(current_stat.rx.ofdm.plcp_err),
443 combined_plcp_delta, plcp_msec);
444 /*
445 * Reset the RF radio due to the high plcp
446 * error rate
447 */
448 rc = false;
449 }
450 }
451 return rc;
452}
453
396887a2
DH		 454void iwl3945_hw_rx_statistics(struct iwl_priv *priv,
455 struct iwl_rx_mem_buffer *rxb)
b481de9c 456{
2f301227 457 struct iwl_rx_packet *pkt = rxb_addr(rxb);
17f36fc6 458
e1623446 459 IWL_DEBUG_RX(priv, "Statistics notification received (%d vs %d).\n",
bb8c093b 460 (int)sizeof(struct iwl3945_notif_statistics),
396887a2 461 le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
17f36fc6
AK		 462#ifdef CONFIG_IWLWIFI_DEBUG
463 iwl3945_accumulative_statistics(priv, (__le32 *)&pkt->u.raw);
464#endif
a29576a7 465 iwl_recover_from_statistics(priv, pkt);
b481de9c 466
ee525d13 467 memcpy(&priv->_3945.statistics, pkt->u.raw, sizeof(priv->_3945.statistics));
b481de9c
ZY		 468}
469
17f36fc6
AK		 470void iwl3945_reply_statistics(struct iwl_priv *priv,
471 struct iwl_rx_mem_buffer *rxb)
472{
473 struct iwl_rx_packet *pkt = rxb_addr(rxb);
474 __le32 *flag = (__le32 *)&pkt->u.raw;
475
476 if (le32_to_cpu(*flag) & UCODE_STATISTICS_CLEAR_MSK) {
477#ifdef CONFIG_IWLWIFI_DEBUG
478 memset(&priv->_3945.accum_statistics, 0,
479 sizeof(struct iwl3945_notif_statistics));
480 memset(&priv->_3945.delta_statistics, 0,
481 sizeof(struct iwl3945_notif_statistics));
482 memset(&priv->_3945.max_delta, 0,
483 sizeof(struct iwl3945_notif_statistics));
484#endif
485 IWL_DEBUG_RX(priv, "Statistics have been cleared\n");
486 }
487 iwl3945_hw_rx_statistics(priv, rxb);
488}
489
490
17744ff6
TW		 491/******************************************************************************
492 *
493 * Misc. internal state and helper functions
494 *
495 ******************************************************************************/
d08853a3 496#ifdef CONFIG_IWLWIFI_DEBUG
17744ff6
TW		 497
498/**
499 * iwl3945_report_frame - dump frame to syslog during debug sessions
500 *
501 * You may hack this function to show different aspects of received frames,
502 * including selective frame dumps.
503 * group100 parameter selects whether to show 1 out of 100 good frames.
504 */
d08853a3 505static void _iwl3945_dbg_report_frame(struct iwl_priv *priv,
3d24a9f7 506 struct iwl_rx_packet *pkt,
17744ff6
TW		 507 struct ieee80211_hdr *header, int group100)
508{
509 u32 to_us;
510 u32 print_summary = 0;
511 u32 print_dump = 0; /* set to 1 to dump all frames' contents */
512 u32 hundred = 0;
513 u32 dataframe = 0;
fd7c8a40 514 __le16 fc;
17744ff6
TW		 515 u16 seq_ctl;
516 u16 channel;
517 u16 phy_flags;
518 u16 length;
519 u16 status;
520 u16 bcn_tmr;
521 u32 tsf_low;
522 u64 tsf;
523 u8 rssi;
524 u8 agc;
525 u16 sig_avg;
526 u16 noise_diff;
527 struct iwl3945_rx_frame_stats *rx_stats = IWL_RX_STATS(pkt);
528 struct iwl3945_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
529 struct iwl3945_rx_frame_end *rx_end = IWL_RX_END(pkt);
530 u8 *data = IWL_RX_DATA(pkt);
531
532 /* MAC header */
fd7c8a40 533 fc = header->frame_control;
17744ff6
TW		 534 seq_ctl = le16_to_cpu(header->seq_ctrl);
535
536 /* metadata */
537 channel = le16_to_cpu(rx_hdr->channel);
538 phy_flags = le16_to_cpu(rx_hdr->phy_flags);
539 length = le16_to_cpu(rx_hdr->len);
540
541 /* end-of-frame status and timestamp */
542 status = le32_to_cpu(rx_end->status);
543 bcn_tmr = le32_to_cpu(rx_end->beacon_timestamp);
544 tsf_low = le64_to_cpu(rx_end->timestamp) & 0x0ffffffff;
545 tsf = le64_to_cpu(rx_end->timestamp);
546
547 /* signal statistics */
548 rssi = rx_stats->rssi;
549 agc = rx_stats->agc;
550 sig_avg = le16_to_cpu(rx_stats->sig_avg);
551 noise_diff = le16_to_cpu(rx_stats->noise_diff);
552
553 to_us = !compare_ether_addr(header->addr1, priv->mac_addr);
554
555 /* if data frame is to us and all is good,
556 * (optionally) print summary for only 1 out of every 100 */
fd7c8a40
HH		 557 if (to_us && (fc & ~cpu_to_le16(IEEE80211_FCTL_PROTECTED)) ==
558 cpu_to_le16(IEEE80211_FCTL_FROMDS | IEEE80211_FTYPE_DATA)) {
17744ff6
TW		 559 dataframe = 1;
560 if (!group100)
561 print_summary = 1; /* print each frame */
562 else if (priv->framecnt_to_us < 100) {
563 priv->framecnt_to_us++;
564 print_summary = 0;
565 } else {
566 priv->framecnt_to_us = 0;
567 print_summary = 1;
568 hundred = 1;
569 }
570 } else {
571 /* print summary for all other frames */
572 print_summary = 1;
573 }
574
575 if (print_summary) {
576 char *title;
0ff1cca0 577 int rate;
17744ff6
TW		 578
579 if (hundred)
580 title = "100Frames";
fd7c8a40 581 else if (ieee80211_has_retry(fc))
17744ff6 582 title = "Retry";
fd7c8a40 583 else if (ieee80211_is_assoc_resp(fc))
17744ff6 584 title = "AscRsp";
fd7c8a40 585 else if (ieee80211_is_reassoc_resp(fc))
17744ff6 586 title = "RasRsp";
fd7c8a40 587 else if (ieee80211_is_probe_resp(fc)) {
17744ff6
TW		 588 title = "PrbRsp";
589 print_dump = 1; /* dump frame contents */
590 } else if (ieee80211_is_beacon(fc)) {
591 title = "Beacon";
592 print_dump = 1; /* dump frame contents */
593 } else if (ieee80211_is_atim(fc))
594 title = "ATIM";
595 else if (ieee80211_is_auth(fc))
596 title = "Auth";
597 else if (ieee80211_is_deauth(fc))
598 title = "DeAuth";
599 else if (ieee80211_is_disassoc(fc))
600 title = "DisAssoc";
601 else
602 title = "Frame";
603
604 rate = iwl3945_hwrate_to_plcp_idx(rx_hdr->rate);
605 if (rate == -1)
606 rate = 0;
607 else
608 rate = iwl3945_rates[rate].ieee / 2;
609
610 /* print frame summary.
611 * MAC addresses show just the last byte (for brevity),
612 * but you can hack it to show more, if you'd like to. */
613 if (dataframe)
e1623446 614 IWL_DEBUG_RX(priv, "%s: mhd=0x%04x, dst=0x%02x, "
91dd6c27 615 "len=%u, rssi=%d, chnl=%d, rate=%d,\n",
fd7c8a40 616 title, le16_to_cpu(fc), header->addr1[5],
17744ff6
TW		 617 length, rssi, channel, rate);
618 else {
619 /* src/dst addresses assume managed mode */
e1623446 620 IWL_DEBUG_RX(priv, "%s: 0x%04x, dst=0x%02x, "
17744ff6
TW		 621 "src=0x%02x, rssi=%u, tim=%lu usec, "
622 "phy=0x%02x, chnl=%d\n",
fd7c8a40 623 title, le16_to_cpu(fc), header->addr1[5],
17744ff6
TW		 624 header->addr3[5], rssi,
625 tsf_low - priv->scan_start_tsf,
626 phy_flags, channel);
627 }
628 }
629 if (print_dump)
3d816c77 630 iwl_print_hex_dump(priv, IWL_DL_RX, data, length);
17744ff6 631}
d08853a3
SO		 632
633static void iwl3945_dbg_report_frame(struct iwl_priv *priv,
634 struct iwl_rx_packet *pkt,
635 struct ieee80211_hdr *header, int group100)
636{
3d816c77 637 if (iwl_get_debug_level(priv) & IWL_DL_RX)
d08853a3
SO		 638 _iwl3945_dbg_report_frame(priv, pkt, header, group100);
639}
640
17744ff6 641#else
4a8a4322 642static inline void iwl3945_dbg_report_frame(struct iwl_priv *priv,
3d24a9f7 643 struct iwl_rx_packet *pkt,
17744ff6
TW		 644 struct ieee80211_hdr *header, int group100)
645{
646}
647#endif
648
4bd9b4f3 649/* This is necessary only for a number of statistics, see the caller. */
4a8a4322 650static int iwl3945_is_network_packet(struct iwl_priv *priv,
4bd9b4f3
AG		 651 struct ieee80211_hdr *header)
652{
653 /* Filter incoming packets to determine if they are targeted toward
654 * this network, discarding packets coming from ourselves */
655 switch (priv->iw_mode) {
05c914fe 656 case NL80211_IFTYPE_ADHOC: /* Header: Dest. | Source | BSSID */
4bd9b4f3
AG		 657 /* packets to our IBSS update information */
658 return !compare_ether_addr(header->addr3, priv->bssid);
05c914fe 659 case NL80211_IFTYPE_STATION: /* Header: Dest. | AP{BSSID} | Source */
4bd9b4f3
AG		 660 /* packets to our IBSS update information */
661 return !compare_ether_addr(header->addr2, priv->bssid);
662 default:
663 return 1;
664 }
665}
17744ff6 666
4a8a4322 667static void iwl3945_pass_packet_to_mac80211(struct iwl_priv *priv,
6100b588 668 struct iwl_rx_mem_buffer *rxb,
12342c47 669 struct ieee80211_rx_status *stats)
b481de9c 670{
2f301227 671 struct iwl_rx_packet *pkt = rxb_addr(rxb);
4bd9b4f3 672 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)IWL_RX_DATA(pkt);
bb8c093b
CH		 673 struct iwl3945_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
674 struct iwl3945_rx_frame_end *rx_end = IWL_RX_END(pkt);
2f301227
ZY		 675 u16 len = le16_to_cpu(rx_hdr->len);
676 struct sk_buff *skb;
29b1b268 677 __le16 fc = hdr->frame_control;
b481de9c
ZY		 678
679 /* We received data from the HW, so stop the watchdog */
2f301227
ZY		 680 if (unlikely(len + IWL39_RX_FRAME_SIZE >
681 PAGE_SIZE << priv->hw_params.rx_page_order)) {
e1623446 682 IWL_DEBUG_DROP(priv, "Corruption detected!\n");
b481de9c
ZY		 683 return;
684 }
685
686 /* We only process data packets if the interface is open */
687 if (unlikely(!priv->is_open)) {
e1623446
TW		 688 IWL_DEBUG_DROP_LIMIT(priv,
689 "Dropping packet while interface is not open.\n");
b481de9c
ZY		 690 return;
691 }
b481de9c 692
ecdf94b8 693 skb = dev_alloc_skb(128);
2f301227 694 if (!skb) {
ecdf94b8 695 IWL_ERR(priv, "dev_alloc_skb failed\n");
2f301227
ZY		 696 return;
697 }
b481de9c 698
9c74d9fb 699 if (!iwl3945_mod_params.sw_crypto)
8ccde88a 700 iwl_set_decrypted_flag(priv,
2f301227 701 (struct ieee80211_hdr *)rxb_addr(rxb),
b481de9c
ZY		 702 le32_to_cpu(rx_end->status), stats);
703
2f301227
ZY		 704 skb_add_rx_frag(skb, 0, rxb->page,
705 (void *)rx_hdr->payload - (void *)pkt, len);
706
29b1b268 707 iwl_update_stats(priv, false, fc, len);
2f301227 708 memcpy(IEEE80211_SKB_RXCB(skb), stats, sizeof(*stats));
2f301227 709
29b1b268 710 ieee80211_rx(priv->hw, skb);
2f301227
ZY		 711 priv->alloc_rxb_page--;
712 rxb->page = NULL;
b481de9c
ZY		 713}
714
7878a5a4
MA		 715#define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
716
4a8a4322 717static void iwl3945_rx_reply_rx(struct iwl_priv *priv,
6100b588 718 struct iwl_rx_mem_buffer *rxb)
b481de9c 719{
17744ff6
TW		 720 struct ieee80211_hdr *header;
721 struct ieee80211_rx_status rx_status;
2f301227 722 struct iwl_rx_packet *pkt = rxb_addr(rxb);
bb8c093b
CH		 723 struct iwl3945_rx_frame_stats *rx_stats = IWL_RX_STATS(pkt);
724 struct iwl3945_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
725 struct iwl3945_rx_frame_end *rx_end = IWL_RX_END(pkt);
f875f518
RC		 726 u16 rx_stats_sig_avg __maybe_unused = le16_to_cpu(rx_stats->sig_avg);
727 u16 rx_stats_noise_diff __maybe_unused = le16_to_cpu(rx_stats->noise_diff);
b481de9c 728 u8 network_packet;
17744ff6 729
17744ff6
TW		 730 rx_status.flag = 0;
731 rx_status.mactime = le64_to_cpu(rx_end->timestamp);
dc92e497 732 rx_status.freq =
c0186078 733 ieee80211_channel_to_frequency(le16_to_cpu(rx_hdr->channel));
17744ff6
TW		 734 rx_status.band = (rx_hdr->phy_flags & RX_RES_PHY_FLAGS_BAND_24_MSK) ?
735 IEEE80211_BAND_2GHZ : IEEE80211_BAND_5GHZ;
736
737 rx_status.rate_idx = iwl3945_hwrate_to_plcp_idx(rx_hdr->rate);
17744ff6
TW		 738 if (rx_status.band == IEEE80211_BAND_5GHZ)
739 rx_status.rate_idx -= IWL_FIRST_OFDM_RATE;
b481de9c 740
9024adf5 741 rx_status.antenna = (le16_to_cpu(rx_hdr->phy_flags) &
6f0a2c4d
BR		 742 RX_RES_PHY_FLAGS_ANTENNA_MSK) >> 4;
743
744 /* set the preamble flag if appropriate */
745 if (rx_hdr->phy_flags & RX_RES_PHY_FLAGS_SHORT_PREAMBLE_MSK)
746 rx_status.flag |= RX_FLAG_SHORTPRE;
747
b481de9c 748 if ((unlikely(rx_stats->phy_count > 20))) {
e1623446
TW		 749 IWL_DEBUG_DROP(priv, "dsp size out of range [0,20]: %d/n",
750 rx_stats->phy_count);
b481de9c
ZY		 751 return;
752 }
753
754 if (!(rx_end->status & RX_RES_STATUS_NO_CRC32_ERROR)
755 || !(rx_end->status & RX_RES_STATUS_NO_RXE_OVERFLOW)) {
e1623446 756 IWL_DEBUG_RX(priv, "Bad CRC or FIFO: 0x%08X.\n", rx_end->status);
b481de9c
ZY		 757 return;
758 }
759
56decd3c 760
b481de9c
ZY		 761
762 /* Convert 3945's rssi indicator to dBm */
250bdd21 763 rx_status.signal = rx_stats->rssi - IWL39_RSSI_OFFSET;
b481de9c 764
ed1b6e99
JB		 765 IWL_DEBUG_STATS(priv, "Rssi %d sig_avg %d noise_diff %d\n",
766 rx_status.signal, rx_stats_sig_avg,
767 rx_stats_noise_diff);
b481de9c 768
b481de9c
ZY		 769 header = (struct ieee80211_hdr *)IWL_RX_DATA(pkt);
770
bb8c093b 771 network_packet = iwl3945_is_network_packet(priv, header);
b481de9c 772
ed1b6e99 773 IWL_DEBUG_STATS_LIMIT(priv, "[%c] %d RSSI:%d Signal:%u, Rate:%u\n",
17744ff6
TW		 774 network_packet ? '*' : ' ',
775 le16_to_cpu(rx_hdr->channel),
566bfe5a 776 rx_status.signal, rx_status.signal,
ed1b6e99 777 rx_status.rate_idx);
b481de9c 778
d08853a3
SO		 779 /* Set "1" to report good data frames in groups of 100 */
780 iwl3945_dbg_report_frame(priv, pkt, header, 1);
20594eb0 781 iwl_dbg_log_rx_data_frame(priv, le16_to_cpu(rx_hdr->len), header);
b481de9c
ZY		 782
783 if (network_packet) {
e99f168c
JB		 784 priv->_3945.last_beacon_time =
785 le32_to_cpu(rx_end->beacon_timestamp);
786 priv->_3945.last_tsf = le64_to_cpu(rx_end->timestamp);
787 priv->_3945.last_rx_rssi = rx_status.signal;
b481de9c
ZY		 788 }
789
12e5e22d 790 iwl3945_pass_packet_to_mac80211(priv, rxb, &rx_status);
b481de9c
ZY		 791}
792
7aaa1d79
SO		 793int iwl3945_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
794 struct iwl_tx_queue *txq,
795 dma_addr_t addr, u16 len, u8 reset, u8 pad)
b481de9c
ZY		 796{
797 int count;
7aaa1d79 798 struct iwl_queue *q;
59606ffa 799 struct iwl3945_tfd *tfd, *tfd_tmp;
7aaa1d79
SO		 800
801 q = &txq->q;
59606ffa
SO		 802 tfd_tmp = (struct iwl3945_tfd *)txq->tfds;
803 tfd = &tfd_tmp[q->write_ptr];
7aaa1d79
SO		 804
805 if (reset)
806 memset(tfd, 0, sizeof(*tfd));
b481de9c
ZY		 807
808 count = TFD_CTL_COUNT_GET(le32_to_cpu(tfd->control_flags));
b481de9c
ZY		 809
810 if ((count >= NUM_TFD_CHUNKS) || (count < 0)) {
15b1687c 811 IWL_ERR(priv, "Error can not send more than %d chunks\n",
b481de9c
ZY		 812 NUM_TFD_CHUNKS);
813 return -EINVAL;
814 }
815
dbb6654c
WT		 816 tfd->tbs[count].addr = cpu_to_le32(addr);
817 tfd->tbs[count].len = cpu_to_le32(len);
b481de9c
ZY		 818
819 count++;
820
821 tfd->control_flags = cpu_to_le32(TFD_CTL_COUNT_SET(count) |
822 TFD_CTL_PAD_SET(pad));
823
824 return 0;
825}
826
827/**
bb8c093b 828 * iwl3945_hw_txq_free_tfd - Free one TFD, those at index [txq->q.read_ptr]
b481de9c
ZY		 829 *
830 * Does NOT advance any indexes
831 */
7aaa1d79 832void iwl3945_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
b481de9c 833{
59606ffa 834 struct iwl3945_tfd *tfd_tmp = (struct iwl3945_tfd *)txq->tfds;
fd9377ee
RC		 835 int index = txq->q.read_ptr;
836 struct iwl3945_tfd *tfd = &tfd_tmp[index];
b481de9c
ZY		 837 struct pci_dev *dev = priv->pci_dev;
838 int i;
839 int counter;
840
b481de9c 841 /* sanity check */
dbb6654c 842 counter = TFD_CTL_COUNT_GET(le32_to_cpu(tfd->control_flags));
b481de9c 843 if (counter > NUM_TFD_CHUNKS) {
15b1687c 844 IWL_ERR(priv, "Too many chunks: %i\n", counter);
b481de9c 845 /* @todo issue fatal error, it is quite serious situation */
7aaa1d79 846 return;
b481de9c
ZY		 847 }
848
fd9377ee
RC		 849 /* Unmap tx_cmd */
850 if (counter)
851 pci_unmap_single(dev,
c2acea8e
JB		 852 pci_unmap_addr(&txq->meta[index], mapping),
853 pci_unmap_len(&txq->meta[index], len),
fd9377ee
RC		 854 PCI_DMA_TODEVICE);
855
b481de9c
ZY		 856 /* unmap chunks if any */
857
858 for (i = 1; i < counter; i++) {
dbb6654c
WT		 859 pci_unmap_single(dev, le32_to_cpu(tfd->tbs[i].addr),
860 le32_to_cpu(tfd->tbs[i].len), PCI_DMA_TODEVICE);
fc4b6853
TW		 861 if (txq->txb[txq->q.read_ptr].skb[0]) {
862 struct sk_buff *skb = txq->txb[txq->q.read_ptr].skb[0];
863 if (txq->txb[txq->q.read_ptr].skb[0]) {
b481de9c
ZY		 864 /* Can be called from interrupt context */
865 dev_kfree_skb_any(skb);
fc4b6853 866 txq->txb[txq->q.read_ptr].skb[0] = NULL;
b481de9c
ZY		 867 }
868 }
869 }
7aaa1d79 870 return ;
b481de9c
ZY		 871}
872
b481de9c 873/**
bb8c093b 874 * iwl3945_hw_build_tx_cmd_rate - Add rate portion to TX_CMD:
b481de9c
ZY		 875 *
876*/
c2acea8e
JB		 877void iwl3945_hw_build_tx_cmd_rate(struct iwl_priv *priv,
878 struct iwl_device_cmd *cmd,
879 struct ieee80211_tx_info *info,
880 struct ieee80211_hdr *hdr,
881 int sta_id, int tx_id)
b481de9c 882{
e039fa4a 883 u16 hw_value = ieee80211_get_tx_rate(priv->hw, info)->hw_value;
1d79e53c 884 u16 rate_index = min(hw_value & 0xffff, IWL_RATE_COUNT_3945);
b481de9c
ZY		 885 u16 rate_mask;
886 int rate;
887 u8 rts_retry_limit;
888 u8 data_retry_limit;
889 __le32 tx_flags;
fd7c8a40 890 __le16 fc = hdr->frame_control;
9744c91f 891 struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
b481de9c 892
bb8c093b 893 rate = iwl3945_rates[rate_index].plcp;
9744c91f 894 tx_flags = tx_cmd->tx_flags;
b481de9c
ZY		 895
896 /* We need to figure out how to get the sta->supp_rates while
e039fa4a 897 * in this running context */
b481de9c
ZY		 898 rate_mask = IWL_RATES_MASK;
899
768db982
AK		 900
901 /* Set retry limit on DATA packets and Probe Responses*/
902 if (ieee80211_is_probe_resp(fc))
903 data_retry_limit = 3;
904 else
905 data_retry_limit = IWL_DEFAULT_TX_RETRY;
906 tx_cmd->data_retry_limit = data_retry_limit;
907
b481de9c
ZY		 908 if (tx_id >= IWL_CMD_QUEUE_NUM)
909 rts_retry_limit = 3;
910 else
911 rts_retry_limit = 7;
912
768db982
AK		 913 if (data_retry_limit < rts_retry_limit)
914 rts_retry_limit = data_retry_limit;
915 tx_cmd->rts_retry_limit = rts_retry_limit;
b481de9c 916
fd7c8a40
HH		 917 if (ieee80211_is_mgmt(fc)) {
918 switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
919 case cpu_to_le16(IEEE80211_STYPE_AUTH):
920 case cpu_to_le16(IEEE80211_STYPE_DEAUTH):
921 case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ):
922 case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ):
b481de9c
ZY		 923 if (tx_flags & TX_CMD_FLG_RTS_MSK) {
924 tx_flags &= ~TX_CMD_FLG_RTS_MSK;
925 tx_flags |= TX_CMD_FLG_CTS_MSK;
926 }
927 break;
928 default:
929 break;
930 }
931 }
932
9744c91f
AK		 933 tx_cmd->rate = rate;
934 tx_cmd->tx_flags = tx_flags;
b481de9c
ZY		 935
936 /* OFDM */
9744c91f 937 tx_cmd->supp_rates[0] =
14577f23 938 ((rate_mask & IWL_OFDM_RATES_MASK) >> IWL_FIRST_OFDM_RATE) & 0xFF;
b481de9c
ZY		 939
940 /* CCK */
9744c91f 941 tx_cmd->supp_rates[1] = (rate_mask & 0xF);
b481de9c 942
e1623446 943 IWL_DEBUG_RATE(priv, "Tx sta id: %d, rate: %d (plcp), flags: 0x%4X "
b481de9c 944 "cck/ofdm mask: 0x%x/0x%x\n", sta_id,
9744c91f
AK		 945 tx_cmd->rate, le32_to_cpu(tx_cmd->tx_flags),
946 tx_cmd->supp_rates[1], tx_cmd->supp_rates[0]);
b481de9c
ZY		 947}
948
9c5ac091 949static u8 iwl3945_sync_sta(struct iwl_priv *priv, int sta_id, u16 tx_rate)
b481de9c
ZY		 950{
951 unsigned long flags_spin;
c587de0b 952 struct iwl_station_entry *station;
b481de9c
ZY		 953
954 if (sta_id == IWL_INVALID_STATION)
955 return IWL_INVALID_STATION;
956
957 spin_lock_irqsave(&priv->sta_lock, flags_spin);
c587de0b 958 station = &priv->stations[sta_id];
b481de9c
ZY		 959
960 station->sta.sta.modify_mask = STA_MODIFY_TX_RATE_MSK;
961 station->sta.rate_n_flags = cpu_to_le16(tx_rate);
b481de9c 962 station->sta.mode = STA_CONTROL_MODIFY_MSK;
9c5ac091 963 iwl_send_add_sta(priv, &station->sta, CMD_ASYNC);
b481de9c
ZY		 964 spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
965
e1623446 966 IWL_DEBUG_RATE(priv, "SCALE sync station %d to rate %d\n",
b481de9c
ZY		 967 sta_id, tx_rate);
968 return sta_id;
969}
970
854682ed 971static int iwl3945_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
b481de9c 972{
854682ed 973 if (src == IWL_PWR_SRC_VAUX) {
3fdb68de 974 if (pci_pme_capable(priv->pci_dev, PCI_D3cold)) {
5d49f498 975 iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
b481de9c
ZY		 976 APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
977 ~APMG_PS_CTRL_MSK_PWR_SRC);
b481de9c 978
5d49f498 979 iwl_poll_bit(priv, CSR_GPIO_IN,
b481de9c
ZY		 980 CSR_GPIO_IN_VAL_VAUX_PWR_SRC,
981 CSR_GPIO_IN_BIT_AUX_POWER, 5000);
3fdb68de 982 }
b481de9c 983 } else {
5d49f498 984 iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
b481de9c
ZY		 985 APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
986 ~APMG_PS_CTRL_MSK_PWR_SRC);
987
5d49f498 988 iwl_poll_bit(priv, CSR_GPIO_IN, CSR_GPIO_IN_VAL_VMAIN_PWR_SRC,
b481de9c
ZY		 989 CSR_GPIO_IN_BIT_AUX_POWER, 5000); /* uS */
990 }
b481de9c 991
a8b50a0a 992 return 0;
b481de9c
ZY		 993}
994
4a8a4322 995static int iwl3945_rx_init(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
b481de9c 996{
5d49f498 997 iwl_write_direct32(priv, FH39_RCSR_RBD_BASE(0), rxq->dma_addr);
8cd812bc 998 iwl_write_direct32(priv, FH39_RCSR_RPTR_ADDR(0), rxq->rb_stts_dma);
5d49f498
AK		 999 iwl_write_direct32(priv, FH39_RCSR_WPTR(0), 0);
1000 iwl_write_direct32(priv, FH39_RCSR_CONFIG(0),
bddadf86
TW		 1001 FH39_RCSR_RX_CONFIG_REG_VAL_DMA_CHNL_EN_ENABLE |
1002 FH39_RCSR_RX_CONFIG_REG_VAL_RDRBD_EN_ENABLE |
1003 FH39_RCSR_RX_CONFIG_REG_BIT_WR_STTS_EN |
1004 FH39_RCSR_RX_CONFIG_REG_VAL_MAX_FRAG_SIZE_128 |
1005 (RX_QUEUE_SIZE_LOG << FH39_RCSR_RX_CONFIG_REG_POS_RBDC_SIZE) |
1006 FH39_RCSR_RX_CONFIG_REG_VAL_IRQ_DEST_INT_HOST |
1007 (1 << FH39_RCSR_RX_CONFIG_REG_POS_IRQ_RBTH) |
1008 FH39_RCSR_RX_CONFIG_REG_VAL_MSG_MODE_FH);
b481de9c
ZY		 1009
1010 /* fake read to flush all prev I/O */
5d49f498 1011 iwl_read_direct32(priv, FH39_RSSR_CTRL);
b481de9c 1012
b481de9c
ZY		 1013 return 0;
1014}
1015
4a8a4322 1016static int iwl3945_tx_reset(struct iwl_priv *priv)
b481de9c 1017{
b481de9c
ZY		 1018
1019 /* bypass mode */
5d49f498 1020 iwl_write_prph(priv, ALM_SCD_MODE_REG, 0x2);
b481de9c
ZY		 1021
1022 /* RA 0 is active */
5d49f498 1023 iwl_write_prph(priv, ALM_SCD_ARASTAT_REG, 0x01);
b481de9c
ZY		 1024
1025 /* all 6 fifo are active */
5d49f498 1026 iwl_write_prph(priv, ALM_SCD_TXFACT_REG, 0x3f);
b481de9c 1027
5d49f498
AK		 1028 iwl_write_prph(priv, ALM_SCD_SBYP_MODE_1_REG, 0x010000);
1029 iwl_write_prph(priv, ALM_SCD_SBYP_MODE_2_REG, 0x030002);
1030 iwl_write_prph(priv, ALM_SCD_TXF4MF_REG, 0x000004);
1031 iwl_write_prph(priv, ALM_SCD_TXF5MF_REG, 0x000005);
b481de9c 1032
5d49f498 1033 iwl_write_direct32(priv, FH39_TSSR_CBB_BASE,
ee525d13 1034 priv->_3945.shared_phys);
b481de9c 1035
5d49f498 1036 iwl_write_direct32(priv, FH39_TSSR_MSG_CONFIG,
bddadf86
TW		 1037 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TXPD_ON |
1038 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_TXPD_ON |
1039 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_MAX_FRAG_SIZE_128B |
1040 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TFD_ON |
1041 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_CBB_ON |
1042 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RSP_WAIT_TH |
1043 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_RSP_WAIT_TH);
b481de9c 1044
b481de9c
ZY		 1045
1046 return 0;
1047}
1048
1049/**
1050 * iwl3945_txq_ctx_reset - Reset TX queue context
1051 *
1052 * Destroys all DMA structures and initialize them again
1053 */
4a8a4322 1054static int iwl3945_txq_ctx_reset(struct iwl_priv *priv)
b481de9c
ZY		 1055{
1056 int rc;
1057 int txq_id, slots_num;
1058
bb8c093b 1059 iwl3945_hw_txq_ctx_free(priv);
b481de9c 1060
88804e2b
WYG		 1061 /* allocate tx queue structure */
1062 rc = iwl_alloc_txq_mem(priv);
1063 if (rc)
1064 return rc;
1065
b481de9c
ZY		 1066 /* Tx CMD queue */
1067 rc = iwl3945_tx_reset(priv);
1068 if (rc)
1069 goto error;
1070
1071 /* Tx queue(s) */
5905a1aa 1072 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) {
b481de9c
ZY		 1073 slots_num = (txq_id == IWL_CMD_QUEUE_NUM) ?
1074 TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS;
a8e74e27
SO		 1075 rc = iwl_tx_queue_init(priv, &priv->txq[txq_id], slots_num,
1076 txq_id);
b481de9c 1077 if (rc) {
15b1687c 1078 IWL_ERR(priv, "Tx %d queue init failed\n", txq_id);
b481de9c
ZY		 1079 goto error;
1080 }
1081 }
1082
1083 return rc;
1084
1085 error:
bb8c093b 1086 iwl3945_hw_txq_ctx_free(priv);
b481de9c
ZY		 1087 return rc;
1088}
1089
fadb3582 1090
f33269b8 1091/*
fadb3582
BC		 1092 * Start up 3945's basic functionality after it has been reset
1093 * (e.g. after platform boot, or shutdown via iwl_apm_stop())
f33269b8
BC		 1094 * NOTE: This does not load uCode nor start the embedded processor
1095 */
01ec616d 1096static int iwl3945_apm_init(struct iwl_priv *priv)
b481de9c 1097{
fadb3582 1098 int ret = iwl_apm_init(priv);
01ec616d 1099
f33269b8
BC		 1100 /* Clear APMG (NIC's internal power management) interrupts */
1101 iwl_write_prph(priv, APMG_RTC_INT_MSK_REG, 0x0);
1102 iwl_write_prph(priv, APMG_RTC_INT_STT_REG, 0xFFFFFFFF);
1103
1104 /* Reset radio chip */
1105 iwl_set_bits_prph(priv, APMG_PS_CTRL_REG, APMG_PS_CTRL_VAL_RESET_REQ);
1106 udelay(5);
1107 iwl_clear_bits_prph(priv, APMG_PS_CTRL_REG, APMG_PS_CTRL_VAL_RESET_REQ);
1108
01ec616d
KA		 1109 return ret;
1110}
b481de9c 1111
01ec616d
KA		 1112static void iwl3945_nic_config(struct iwl_priv *priv)
1113{
e6148917 1114 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
01ec616d
KA		 1115 unsigned long flags;
1116 u8 rev_id = 0;
b481de9c 1117
b481de9c
ZY		 1118 spin_lock_irqsave(&priv->lock, flags);
1119
43121432
AK		 1120 /* Determine HW type */
1121 pci_read_config_byte(priv->pci_dev, PCI_REVISION_ID, &rev_id);
1122
1123 IWL_DEBUG_INFO(priv, "HW Revision ID = 0x%X\n", rev_id);
1124
b481de9c 1125 if (rev_id & PCI_CFG_REV_ID_BIT_RTP)
91dd6c27 1126 IWL_DEBUG_INFO(priv, "RTP type\n");
b481de9c 1127 else if (rev_id & PCI_CFG_REV_ID_BIT_BASIC_SKU) {
e1623446 1128 IWL_DEBUG_INFO(priv, "3945 RADIO-MB type\n");
5d49f498 1129 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 1130 CSR39_HW_IF_CONFIG_REG_BIT_3945_MB);
b481de9c 1131 } else {
e1623446 1132 IWL_DEBUG_INFO(priv, "3945 RADIO-MM type\n");
5d49f498 1133 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 1134 CSR39_HW_IF_CONFIG_REG_BIT_3945_MM);
b481de9c
ZY		 1135 }
1136
e6148917 1137 if (EEPROM_SKU_CAP_OP_MODE_MRC == eeprom->sku_cap) {
e1623446 1138 IWL_DEBUG_INFO(priv, "SKU OP mode is mrc\n");
5d49f498 1139 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 1140 CSR39_HW_IF_CONFIG_REG_BIT_SKU_MRC);
b481de9c 1141 } else
e1623446 1142 IWL_DEBUG_INFO(priv, "SKU OP mode is basic\n");
b481de9c 1143
e6148917 1144 if ((eeprom->board_revision & 0xF0) == 0xD0) {
e1623446 1145 IWL_DEBUG_INFO(priv, "3945ABG revision is 0x%X\n",
e6148917 1146 eeprom->board_revision);
5d49f498 1147 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 1148 CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE);
b481de9c 1149 } else {
e1623446 1150 IWL_DEBUG_INFO(priv, "3945ABG revision is 0x%X\n",
e6148917 1151 eeprom->board_revision);
5d49f498 1152 iwl_clear_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 1153 CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE);
b481de9c
ZY		 1154 }
1155
e6148917 1156 if (eeprom->almgor_m_version <= 1) {
5d49f498 1157 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 1158 CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_A);
e1623446 1159 IWL_DEBUG_INFO(priv, "Card M type A version is 0x%X\n",
e6148917 1160 eeprom->almgor_m_version);
b481de9c 1161 } else {
e1623446 1162 IWL_DEBUG_INFO(priv, "Card M type B version is 0x%X\n",
e6148917 1163 eeprom->almgor_m_version);
5d49f498 1164 iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
6f83eaa1 1165 CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_B);
b481de9c
ZY		 1166 }
1167 spin_unlock_irqrestore(&priv->lock, flags);
1168
e6148917 1169 if (eeprom->sku_cap & EEPROM_SKU_CAP_SW_RF_KILL_ENABLE)
e1623446 1170 IWL_DEBUG_RF_KILL(priv, "SW RF KILL supported in EEPROM.\n");
b481de9c 1171
e6148917 1172 if (eeprom->sku_cap & EEPROM_SKU_CAP_HW_RF_KILL_ENABLE)
e1623446 1173 IWL_DEBUG_RF_KILL(priv, "HW RF KILL supported in EEPROM.\n");
01ec616d
KA		 1174}
1175
1176int iwl3945_hw_nic_init(struct iwl_priv *priv)
1177{
01ec616d
KA		 1178 int rc;
1179 unsigned long flags;
1180 struct iwl_rx_queue *rxq = &priv->rxq;
1181
1182 spin_lock_irqsave(&priv->lock, flags);
1183 priv->cfg->ops->lib->apm_ops.init(priv);
1184 spin_unlock_irqrestore(&priv->lock, flags);
1185
854682ed 1186 rc = priv->cfg->ops->lib->apm_ops.set_pwr_src(priv, IWL_PWR_SRC_VMAIN);
1e680233 1187 if (rc)
854682ed
KA		 1188 return rc;
1189
01ec616d 1190 priv->cfg->ops->lib->apm_ops.config(priv);
b481de9c
ZY		 1191
1192 /* Allocate the RX queue, or reset if it is already allocated */
1193 if (!rxq->bd) {
51af3d3f 1194 rc = iwl_rx_queue_alloc(priv);
b481de9c 1195 if (rc) {
15b1687c 1196 IWL_ERR(priv, "Unable to initialize Rx queue\n");
b481de9c
ZY		 1197 return -ENOMEM;
1198 }
1199 } else
df833b1d 1200 iwl3945_rx_queue_reset(priv, rxq);
b481de9c 1201
bb8c093b 1202 iwl3945_rx_replenish(priv);
b481de9c
ZY		 1203
1204 iwl3945_rx_init(priv, rxq);
1205
b481de9c
ZY		 1206
1207 /* Look at using this instead:
1208 rxq->need_update = 1;
141c43a3 1209 iwl_rx_queue_update_write_ptr(priv, rxq);
b481de9c
ZY		 1210 */
1211
5d49f498 1212 iwl_write_direct32(priv, FH39_RCSR_WPTR(0), rxq->write & ~7);
b481de9c
ZY		 1213
1214 rc = iwl3945_txq_ctx_reset(priv);
1215 if (rc)
1216 return rc;
1217
1218 set_bit(STATUS_INIT, &priv->status);
1219
1220 return 0;
1221}
1222
1223/**
bb8c093b 1224 * iwl3945_hw_txq_ctx_free - Free TXQ Context
b481de9c
ZY		 1225 *
1226 * Destroy all TX DMA queues and structures
1227 */
4a8a4322 1228void iwl3945_hw_txq_ctx_free(struct iwl_priv *priv)
b481de9c
ZY		 1229{
1230 int txq_id;
1231
1232 /* Tx queues */
88804e2b
WYG		 1233 if (priv->txq)
1234 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num;
1235 txq_id++)
1236 if (txq_id == IWL_CMD_QUEUE_NUM)
1237 iwl_cmd_queue_free(priv);
1238 else
1239 iwl_tx_queue_free(priv, txq_id);
3e5d238f 1240
88804e2b
WYG		 1241 /* free tx queue structure */
1242 iwl_free_txq_mem(priv);
b481de9c
ZY		 1243}
1244
4a8a4322 1245void iwl3945_hw_txq_ctx_stop(struct iwl_priv *priv)
b481de9c 1246{
bddadf86 1247 int txq_id;
b481de9c
ZY		 1248
1249 /* stop SCD */
5d49f498 1250 iwl_write_prph(priv, ALM_SCD_MODE_REG, 0);
1f80989e 1251 iwl_write_prph(priv, ALM_SCD_TXFACT_REG, 0);
b481de9c
ZY		 1252
1253 /* reset TFD queues */
5905a1aa 1254 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) {
5d49f498
AK		 1255 iwl_write_direct32(priv, FH39_TCSR_CONFIG(txq_id), 0x0);
1256 iwl_poll_direct_bit(priv, FH39_TSSR_TX_STATUS,
bddadf86 1257 FH39_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(txq_id),
b481de9c
ZY		 1258 1000);
1259 }
1260
bb8c093b 1261 iwl3945_hw_txq_ctx_free(priv);
b481de9c
ZY		 1262}
1263
b481de9c 1264/**
bb8c093b 1265 * iwl3945_hw_reg_adjust_power_by_temp
bbc5807b
IS		 1266 * return index delta into power gain settings table
1267*/
bb8c093b 1268static int iwl3945_hw_reg_adjust_power_by_temp(int new_reading, int old_reading)
b481de9c
ZY		 1269{
1270 return (new_reading - old_reading) * (-11) / 100;
1271}
1272
1273/**
bb8c093b 1274 * iwl3945_hw_reg_temp_out_of_range - Keep temperature in sane range
b481de9c 1275 */
bb8c093b 1276static inline int iwl3945_hw_reg_temp_out_of_range(int temperature)
b481de9c 1277{
3ac7f146 1278 return ((temperature < -260) || (temperature > 25)) ? 1 : 0;
b481de9c
ZY		 1279}
1280
4a8a4322 1281int iwl3945_hw_get_temperature(struct iwl_priv *priv)
b481de9c 1282{
5d49f498 1283 return iwl_read32(priv, CSR_UCODE_DRV_GP2);
b481de9c
ZY		 1284}
1285
1286/**
bb8c093b 1287 * iwl3945_hw_reg_txpower_get_temperature
bbc5807b
IS		 1288 * get the current temperature by reading from NIC
1289*/
4a8a4322 1290static int iwl3945_hw_reg_txpower_get_temperature(struct iwl_priv *priv)
b481de9c 1291{
e6148917 1292 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
b481de9c
ZY		 1293 int temperature;
1294
bb8c093b 1295 temperature = iwl3945_hw_get_temperature(priv);
b481de9c
ZY		 1296
1297 /* driver's okay range is -260 to +25.
1298 * human readable okay range is 0 to +285 */
e1623446 1299 IWL_DEBUG_INFO(priv, "Temperature: %d\n", temperature + IWL_TEMP_CONVERT);
b481de9c
ZY		 1300
1301 /* handle insane temp reading */
bb8c093b 1302 if (iwl3945_hw_reg_temp_out_of_range(temperature)) {
15b1687c 1303 IWL_ERR(priv, "Error bad temperature value %d\n", temperature);
b481de9c
ZY		 1304
1305 /* if really really hot(?),
1306 * substitute the 3rd band/group's temp measured at factory */
1307 if (priv->last_temperature > 100)
e6148917 1308 temperature = eeprom->groups[2].temperature;
b481de9c
ZY		 1309 else /* else use most recent "sane" value from driver */
1310 temperature = priv->last_temperature;
1311 }
1312
1313 return temperature; /* raw, not "human readable" */
1314}
1315
1316/* Adjust Txpower only if temperature variance is greater than threshold.
1317 *
1318 * Both are lower than older versions' 9 degrees */
1319#define IWL_TEMPERATURE_LIMIT_TIMER 6
1320
1321/**
1322 * is_temp_calib_needed - determines if new calibration is needed
1323 *
1324 * records new temperature in tx_mgr->temperature.
1325 * replaces tx_mgr->last_temperature *only* if calib needed
1326 * (assumes caller will actually do the calibration!). */
4a8a4322 1327static int is_temp_calib_needed(struct iwl_priv *priv)
b481de9c
ZY		 1328{
1329 int temp_diff;
1330
bb8c093b 1331 priv->temperature = iwl3945_hw_reg_txpower_get_temperature(priv);
b481de9c
ZY		 1332 temp_diff = priv->temperature - priv->last_temperature;
1333
1334 /* get absolute value */
1335 if (temp_diff < 0) {
e1623446 1336 IWL_DEBUG_POWER(priv, "Getting cooler, delta %d,\n", temp_diff);
b481de9c
ZY		 1337 temp_diff = -temp_diff;
1338 } else if (temp_diff == 0)
e1623446 1339 IWL_DEBUG_POWER(priv, "Same temp,\n");
b481de9c 1340 else
e1623446 1341 IWL_DEBUG_POWER(priv, "Getting warmer, delta %d,\n", temp_diff);
b481de9c
ZY		 1342
1343 /* if we don't need calibration, *don't* update last_temperature */
1344 if (temp_diff < IWL_TEMPERATURE_LIMIT_TIMER) {
e1623446 1345 IWL_DEBUG_POWER(priv, "Timed thermal calib not needed\n");
b481de9c
ZY		 1346 return 0;
1347 }
1348
e1623446 1349 IWL_DEBUG_POWER(priv, "Timed thermal calib needed\n");
b481de9c
ZY		 1350
1351 /* assume that caller will actually do calib ...
1352 * update the "last temperature" value */
1353 priv->last_temperature = priv->temperature;
1354 return 1;
1355}
1356
1357#define IWL_MAX_GAIN_ENTRIES 78
1358#define IWL_CCK_FROM_OFDM_POWER_DIFF -5
1359#define IWL_CCK_FROM_OFDM_INDEX_DIFF (10)
1360
1361/* radio and DSP power table, each step is 1/2 dB.
1362 * 1st number is for RF analog gain, 2nd number is for DSP pre-DAC gain. */
bb8c093b 1363static struct iwl3945_tx_power power_gain_table[2][IWL_MAX_GAIN_ENTRIES] = {
b481de9c
ZY		 1364 {
1365 {251, 127}, /* 2.4 GHz, highest power */
1366 {251, 127},
1367 {251, 127},
1368 {251, 127},
1369 {251, 125},
1370 {251, 110},
1371 {251, 105},
1372 {251, 98},
1373 {187, 125},
1374 {187, 115},
1375 {187, 108},
1376 {187, 99},
1377 {243, 119},
1378 {243, 111},
1379 {243, 105},
1380 {243, 97},
1381 {243, 92},
1382 {211, 106},
1383 {211, 100},
1384 {179, 120},
1385 {179, 113},
1386 {179, 107},
1387 {147, 125},
1388 {147, 119},
1389 {147, 112},
1390 {147, 106},
1391 {147, 101},
1392 {147, 97},
1393 {147, 91},
1394 {115, 107},
1395 {235, 121},
1396 {235, 115},
1397 {235, 109},
1398 {203, 127},
1399 {203, 121},
1400 {203, 115},
1401 {203, 108},
1402 {203, 102},
1403 {203, 96},
1404 {203, 92},
1405 {171, 110},
1406 {171, 104},
1407 {171, 98},
1408 {139, 116},
1409 {227, 125},
1410 {227, 119},
1411 {227, 113},
1412 {227, 107},
1413 {227, 101},
1414 {227, 96},
1415 {195, 113},
1416 {195, 106},
1417 {195, 102},
1418 {195, 95},
1419 {163, 113},
1420 {163, 106},
1421 {163, 102},
1422 {163, 95},
1423 {131, 113},
1424 {131, 106},
1425 {131, 102},
1426 {131, 95},
1427 {99, 113},
1428 {99, 106},
1429 {99, 102},
1430 {99, 95},
1431 {67, 113},
1432 {67, 106},
1433 {67, 102},
1434 {67, 95},
1435 {35, 113},
1436 {35, 106},
1437 {35, 102},
1438 {35, 95},
1439 {3, 113},
1440 {3, 106},
1441 {3, 102},
1442 {3, 95} }, /* 2.4 GHz, lowest power */
1443 {
1444 {251, 127}, /* 5.x GHz, highest power */
1445 {251, 120},
1446 {251, 114},
1447 {219, 119},
1448 {219, 101},
1449 {187, 113},
1450 {187, 102},
1451 {155, 114},
1452 {155, 103},
1453 {123, 117},
1454 {123, 107},
1455 {123, 99},
1456 {123, 92},
1457 {91, 108},
1458 {59, 125},
1459 {59, 118},
1460 {59, 109},
1461 {59, 102},
1462 {59, 96},
1463 {59, 90},
1464 {27, 104},
1465 {27, 98},
1466 {27, 92},
1467 {115, 118},
1468 {115, 111},
1469 {115, 104},
1470 {83, 126},
1471 {83, 121},
1472 {83, 113},
1473 {83, 105},
1474 {83, 99},
1475 {51, 118},
1476 {51, 111},
1477 {51, 104},
1478 {51, 98},
1479 {19, 116},
1480 {19, 109},
1481 {19, 102},
1482 {19, 98},
1483 {19, 93},
1484 {171, 113},
1485 {171, 107},
1486 {171, 99},
1487 {139, 120},
1488 {139, 113},
1489 {139, 107},
1490 {139, 99},
1491 {107, 120},
1492 {107, 113},
1493 {107, 107},
1494 {107, 99},
1495 {75, 120},
1496 {75, 113},
1497 {75, 107},
1498 {75, 99},
1499 {43, 120},
1500 {43, 113},
1501 {43, 107},
1502 {43, 99},
1503 {11, 120},
1504 {11, 113},
1505 {11, 107},
1506 {11, 99},
1507 {131, 107},
1508 {131, 99},
1509 {99, 120},
1510 {99, 113},
1511 {99, 107},
1512 {99, 99},
1513 {67, 120},
1514 {67, 113},
1515 {67, 107},
1516 {67, 99},
1517 {35, 120},
1518 {35, 113},
1519 {35, 107},
1520 {35, 99},
1521 {3, 120} } /* 5.x GHz, lowest power */
1522};
1523
bb8c093b 1524static inline u8 iwl3945_hw_reg_fix_power_index(int index)
b481de9c
ZY		 1525{
1526 if (index < 0)
1527 return 0;
1528 if (index >= IWL_MAX_GAIN_ENTRIES)
1529 return IWL_MAX_GAIN_ENTRIES - 1;
1530 return (u8) index;
1531}
1532
1533/* Kick off thermal recalibration check every 60 seconds */
1534#define REG_RECALIB_PERIOD (60)
1535
1536/**
bb8c093b 1537 * iwl3945_hw_reg_set_scan_power - Set Tx power for scan probe requests
b481de9c
ZY		 1538 *
1539 * Set (in our channel info database) the direct scan Tx power for 1 Mbit (CCK)
1540 * or 6 Mbit (OFDM) rates.
1541 */
4a8a4322 1542static void iwl3945_hw_reg_set_scan_power(struct iwl_priv *priv, u32 scan_tbl_index,
b481de9c 1543 s32 rate_index, const s8 *clip_pwrs,
d20b3c65 1544 struct iwl_channel_info *ch_info,
b481de9c
ZY		 1545 int band_index)
1546{
bb8c093b 1547 struct iwl3945_scan_power_info *scan_power_info;
b481de9c
ZY		 1548 s8 power;
1549 u8 power_index;
1550
1551 scan_power_info = &ch_info->scan_pwr_info[scan_tbl_index];
1552
1553 /* use this channel group's 6Mbit clipping/saturation pwr,
1554 * but cap at regulatory scan power restriction (set during init
1555 * based on eeprom channel data) for this channel. */
14577f23 1556 power = min(ch_info->scan_power, clip_pwrs[IWL_RATE_6M_INDEX_TABLE]);
b481de9c
ZY		 1557
1558 /* further limit to user's max power preference.
1559 * FIXME: Other spectrum management power limitations do not
1560 * seem to apply?? */
62ea9c5b 1561 power = min(power, priv->tx_power_user_lmt);
b481de9c
ZY		 1562 scan_power_info->requested_power = power;
1563
1564 /* find difference between new scan *power* and current "normal"
1565 * Tx *power* for 6Mb. Use this difference (x2) to adjust the
1566 * current "normal" temperature-compensated Tx power *index* for
1567 * this rate (1Mb or 6Mb) to yield new temp-compensated scan power
1568 * *index*. */
1569 power_index = ch_info->power_info[rate_index].power_table_index
1570 - (power - ch_info->power_info
14577f23 1571 [IWL_RATE_6M_INDEX_TABLE].requested_power) * 2;
b481de9c
ZY		 1572
1573 /* store reference index that we use when adjusting *all* scan
1574 * powers. So we can accommodate user (all channel) or spectrum
1575 * management (single channel) power changes "between" temperature
1576 * feedback compensation procedures.
1577 * don't force fit this reference index into gain table; it may be a
1578 * negative number. This will help avoid errors when we're at
1579 * the lower bounds (highest gains, for warmest temperatures)
1580 * of the table. */
1581
1582 /* don't exceed table bounds for "real" setting */
bb8c093b 1583 power_index = iwl3945_hw_reg_fix_power_index(power_index);
b481de9c
ZY		 1584
1585 scan_power_info->power_table_index = power_index;
1586 scan_power_info->tpc.tx_gain =
1587 power_gain_table[band_index][power_index].tx_gain;
1588 scan_power_info->tpc.dsp_atten =
1589 power_gain_table[band_index][power_index].dsp_atten;
1590}
1591
1592/**
75bcfae9 1593 * iwl3945_send_tx_power - fill in Tx Power command with gain settings
b481de9c
ZY		 1594 *
1595 * Configures power settings for all rates for the current channel,
1596 * using values from channel info struct, and send to NIC
1597 */
dfb39e82 1598static int iwl3945_send_tx_power(struct iwl_priv *priv)
b481de9c 1599{
14577f23 1600 int rate_idx, i;
d20b3c65 1601 const struct iwl_channel_info *ch_info = NULL;
bb8c093b 1602 struct iwl3945_txpowertable_cmd txpower = {
8ccde88a 1603 .channel = priv->active_rxon.channel,
b481de9c
ZY		 1604 };
1605
8318d78a 1606 txpower.band = (priv->band == IEEE80211_BAND_5GHZ) ? 0 : 1;
e6148917 1607 ch_info = iwl_get_channel_info(priv,
8318d78a 1608 priv->band,
8ccde88a 1609 le16_to_cpu(priv->active_rxon.channel));
b481de9c 1610 if (!ch_info) {
15b1687c
WT		 1611 IWL_ERR(priv,
1612 "Failed to get channel info for channel %d [%d]\n",
8ccde88a 1613 le16_to_cpu(priv->active_rxon.channel), priv->band);
b481de9c
ZY		 1614 return -EINVAL;
1615 }
1616
1617 if (!is_channel_valid(ch_info)) {
e1623446 1618 IWL_DEBUG_POWER(priv, "Not calling TX_PWR_TABLE_CMD on "
b481de9c
ZY		 1619 "non-Tx channel.\n");
1620 return 0;
1621 }
1622
1623 /* fill cmd with power settings for all rates for current channel */
14577f23
MA		 1624 /* Fill OFDM rate */
1625 for (rate_idx = IWL_FIRST_OFDM_RATE, i = 0;
d9829a67 1626 rate_idx <= IWL39_LAST_OFDM_RATE; rate_idx++, i++) {
14577f23
MA		 1627
1628 txpower.power[i].tpc = ch_info->power_info[i].tpc;
bb8c093b 1629 txpower.power[i].rate = iwl3945_rates[rate_idx].plcp;
b481de9c 1630
e1623446 1631 IWL_DEBUG_POWER(priv, "ch %d:%d rf %d dsp %3d rate code 0x%02x\n",
b481de9c
ZY		 1632 le16_to_cpu(txpower.channel),
1633 txpower.band,
14577f23
MA		 1634 txpower.power[i].tpc.tx_gain,
1635 txpower.power[i].tpc.dsp_atten,
1636 txpower.power[i].rate);
1637 }
1638 /* Fill CCK rates */
1639 for (rate_idx = IWL_FIRST_CCK_RATE;
1640 rate_idx <= IWL_LAST_CCK_RATE; rate_idx++, i++) {
1641 txpower.power[i].tpc = ch_info->power_info[i].tpc;
bb8c093b 1642 txpower.power[i].rate = iwl3945_rates[rate_idx].plcp;
14577f23 1643
e1623446 1644 IWL_DEBUG_POWER(priv, "ch %d:%d rf %d dsp %3d rate code 0x%02x\n",
14577f23
MA		 1645 le16_to_cpu(txpower.channel),
1646 txpower.band,
1647 txpower.power[i].tpc.tx_gain,
1648 txpower.power[i].tpc.dsp_atten,
1649 txpower.power[i].rate);
b481de9c
ZY		 1650 }
1651
518099a8
SO		 1652 return iwl_send_cmd_pdu(priv, REPLY_TX_PWR_TABLE_CMD,
1653 sizeof(struct iwl3945_txpowertable_cmd),
1654 &txpower);
b481de9c
ZY		 1655
1656}
1657
1658/**
bb8c093b 1659 * iwl3945_hw_reg_set_new_power - Configures power tables at new levels
b481de9c
ZY		 1660 * @ch_info: Channel to update. Uses power_info.requested_power.
1661 *
1662 * Replace requested_power and base_power_index ch_info fields for
1663 * one channel.
1664 *
1665 * Called if user or spectrum management changes power preferences.
1666 * Takes into account h/w and modulation limitations (clip power).
1667 *
1668 * This does *not* send anything to NIC, just sets up ch_info for one channel.
1669 *
1670 * NOTE: reg_compensate_for_temperature_dif() *must* be run after this to
1671 * properly fill out the scan powers, and actual h/w gain settings,
1672 * and send changes to NIC
1673 */
4a8a4322 1674static int iwl3945_hw_reg_set_new_power(struct iwl_priv *priv,
d20b3c65 1675 struct iwl_channel_info *ch_info)
b481de9c 1676{
bb8c093b 1677 struct iwl3945_channel_power_info *power_info;
b481de9c
ZY		 1678 int power_changed = 0;
1679 int i;
1680 const s8 *clip_pwrs;
1681 int power;
1682
1683 /* Get this chnlgrp's rate-to-max/clip-powers table */
67d613ae 1684 clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
b481de9c
ZY		 1685
1686 /* Get this channel's rate-to-current-power settings table */
1687 power_info = ch_info->power_info;
1688
1689 /* update OFDM Txpower settings */
14577f23 1690 for (i = IWL_RATE_6M_INDEX_TABLE; i <= IWL_RATE_54M_INDEX_TABLE;
b481de9c
ZY		 1691 i++, ++power_info) {
1692 int delta_idx;
1693
1694 /* limit new power to be no more than h/w capability */
1695 power = min(ch_info->curr_txpow, clip_pwrs[i]);
1696 if (power == power_info->requested_power)
1697 continue;
1698
1699 /* find difference between old and new requested powers,
1700 * update base (non-temp-compensated) power index */
1701 delta_idx = (power - power_info->requested_power) * 2;
1702 power_info->base_power_index -= delta_idx;
1703
1704 /* save new requested power value */
1705 power_info->requested_power = power;
1706
1707 power_changed = 1;
1708 }
1709
1710 /* update CCK Txpower settings, based on OFDM 12M setting ...
1711 * ... all CCK power settings for a given channel are the *same*. */
1712 if (power_changed) {
1713 power =
14577f23 1714 ch_info->power_info[IWL_RATE_12M_INDEX_TABLE].
b481de9c
ZY		 1715 requested_power + IWL_CCK_FROM_OFDM_POWER_DIFF;
1716
bb8c093b 1717 /* do all CCK rates' iwl3945_channel_power_info structures */
14577f23 1718 for (i = IWL_RATE_1M_INDEX_TABLE; i <= IWL_RATE_11M_INDEX_TABLE; i++) {
b481de9c
ZY		 1719 power_info->requested_power = power;
1720 power_info->base_power_index =
14577f23 1721 ch_info->power_info[IWL_RATE_12M_INDEX_TABLE].
b481de9c
ZY		 1722 base_power_index + IWL_CCK_FROM_OFDM_INDEX_DIFF;
1723 ++power_info;
1724 }
1725 }
1726
1727 return 0;
1728}
1729
1730/**
bb8c093b 1731 * iwl3945_hw_reg_get_ch_txpower_limit - returns new power limit for channel
b481de9c
ZY		 1732 *
1733 * NOTE: Returned power limit may be less (but not more) than requested,
1734 * based strictly on regulatory (eeprom and spectrum mgt) limitations
1735 * (no consideration for h/w clipping limitations).
1736 */
d20b3c65 1737static int iwl3945_hw_reg_get_ch_txpower_limit(struct iwl_channel_info *ch_info)
b481de9c
ZY		 1738{
1739 s8 max_power;
1740
1741#if 0
1742 /* if we're using TGd limits, use lower of TGd or EEPROM */
1743 if (ch_info->tgd_data.max_power != 0)
1744 max_power = min(ch_info->tgd_data.max_power,
1745 ch_info->eeprom.max_power_avg);
1746
1747 /* else just use EEPROM limits */
1748 else
1749#endif
1750 max_power = ch_info->eeprom.max_power_avg;
1751
1752 return min(max_power, ch_info->max_power_avg);
1753}
1754
1755/**
bb8c093b 1756 * iwl3945_hw_reg_comp_txpower_temp - Compensate for temperature
b481de9c
ZY		 1757 *
1758 * Compensate txpower settings of *all* channels for temperature.
1759 * This only accounts for the difference between current temperature
1760 * and the factory calibration temperatures, and bases the new settings
1761 * on the channel's base_power_index.
1762 *
1763 * If RxOn is "associated", this sends the new Txpower to NIC!
1764 */
4a8a4322 1765static int iwl3945_hw_reg_comp_txpower_temp(struct iwl_priv *priv)
b481de9c 1766{
d20b3c65 1767 struct iwl_channel_info *ch_info = NULL;
e6148917 1768 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
b481de9c
ZY		 1769 int delta_index;
1770 const s8 *clip_pwrs; /* array of h/w max power levels for each rate */
1771 u8 a_band;
1772 u8 rate_index;
1773 u8 scan_tbl_index;
1774 u8 i;
1775 int ref_temp;
1776 int temperature = priv->temperature;
1777
4e7033ef
WYG		 1778 if (priv->disable_tx_power_cal ||
1779 test_bit(STATUS_SCANNING, &priv->status)) {
1780 /* do not perform tx power calibration */
1781 return 0;
1782 }
b481de9c
ZY		 1783 /* set up new Tx power info for each and every channel, 2.4 and 5.x */
1784 for (i = 0; i < priv->channel_count; i++) {
1785 ch_info = &priv->channel_info[i];
1786 a_band = is_channel_a_band(ch_info);
1787
1788 /* Get this chnlgrp's factory calibration temperature */
e6148917 1789 ref_temp = (s16)eeprom->groups[ch_info->group_index].
b481de9c
ZY		 1790 temperature;
1791
a96a27f9 1792 /* get power index adjustment based on current and factory
b481de9c 1793 * temps */
bb8c093b 1794 delta_index = iwl3945_hw_reg_adjust_power_by_temp(temperature,
b481de9c
ZY		 1795 ref_temp);
1796
1797 /* set tx power value for all rates, OFDM and CCK */
1798 for (rate_index = 0; rate_index < IWL_RATE_COUNT;
1799 rate_index++) {
1800 int power_idx =
1801 ch_info->power_info[rate_index].base_power_index;
1802
1803 /* temperature compensate */
1804 power_idx += delta_index;
1805
1806 /* stay within table range */
bb8c093b 1807 power_idx = iwl3945_hw_reg_fix_power_index(power_idx);
b481de9c
ZY		 1808 ch_info->power_info[rate_index].
1809 power_table_index = (u8) power_idx;
1810 ch_info->power_info[rate_index].tpc =
1811 power_gain_table[a_band][power_idx];
1812 }
1813
1814 /* Get this chnlgrp's rate-to-max/clip-powers table */
67d613ae 1815 clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
b481de9c
ZY		 1816
1817 /* set scan tx power, 1Mbit for CCK, 6Mbit for OFDM */
1818 for (scan_tbl_index = 0;
1819 scan_tbl_index < IWL_NUM_SCAN_RATES; scan_tbl_index++) {
1820 s32 actual_index = (scan_tbl_index == 0) ?
14577f23 1821 IWL_RATE_1M_INDEX_TABLE : IWL_RATE_6M_INDEX_TABLE;
bb8c093b 1822 iwl3945_hw_reg_set_scan_power(priv, scan_tbl_index,
b481de9c
ZY		 1823 actual_index, clip_pwrs,
1824 ch_info, a_band);
1825 }
1826 }
1827
1828 /* send Txpower command for current channel to ucode */
75bcfae9 1829 return priv->cfg->ops->lib->send_tx_power(priv);
b481de9c
ZY		 1830}
1831
4a8a4322 1832int iwl3945_hw_reg_set_txpower(struct iwl_priv *priv, s8 power)
b481de9c 1833{
d20b3c65 1834 struct iwl_channel_info *ch_info;
b481de9c
ZY		 1835 s8 max_power;
1836 u8 a_band;
1837 u8 i;
1838
62ea9c5b 1839 if (priv->tx_power_user_lmt == power) {
e1623446 1840 IWL_DEBUG_POWER(priv, "Requested Tx power same as current "
b481de9c
ZY		 1841 "limit: %ddBm.\n", power);
1842 return 0;
1843 }
1844
e1623446 1845 IWL_DEBUG_POWER(priv, "Setting upper limit clamp to %ddBm.\n", power);
62ea9c5b 1846 priv->tx_power_user_lmt = power;
b481de9c
ZY		 1847
1848 /* set up new Tx powers for each and every channel, 2.4 and 5.x */
1849
1850 for (i = 0; i < priv->channel_count; i++) {
1851 ch_info = &priv->channel_info[i];
1852 a_band = is_channel_a_band(ch_info);
1853
1854 /* find minimum power of all user and regulatory constraints
1855 * (does not consider h/w clipping limitations) */
bb8c093b 1856 max_power = iwl3945_hw_reg_get_ch_txpower_limit(ch_info);
b481de9c
ZY		 1857 max_power = min(power, max_power);
1858 if (max_power != ch_info->curr_txpow) {
1859 ch_info->curr_txpow = max_power;
1860
1861 /* this considers the h/w clipping limitations */
bb8c093b 1862 iwl3945_hw_reg_set_new_power(priv, ch_info);
b481de9c
ZY		 1863 }
1864 }
1865
1866 /* update txpower settings for all channels,
1867 * send to NIC if associated. */
1868 is_temp_calib_needed(priv);
bb8c093b 1869 iwl3945_hw_reg_comp_txpower_temp(priv);
b481de9c
ZY		 1870
1871 return 0;
1872}
1873
5bbe233b
AK		 1874static int iwl3945_send_rxon_assoc(struct iwl_priv *priv)
1875{
1876 int rc = 0;
2f301227 1877 struct iwl_rx_packet *pkt;
5bbe233b
AK		 1878 struct iwl3945_rxon_assoc_cmd rxon_assoc;
1879 struct iwl_host_cmd cmd = {
1880 .id = REPLY_RXON_ASSOC,
1881 .len = sizeof(rxon_assoc),
c2acea8e 1882 .flags = CMD_WANT_SKB,
5bbe233b
AK		 1883 .data = &rxon_assoc,
1884 };
1885 const struct iwl_rxon_cmd *rxon1 = &priv->staging_rxon;
1886 const struct iwl_rxon_cmd *rxon2 = &priv->active_rxon;
1887
1888 if ((rxon1->flags == rxon2->flags) &&
1889 (rxon1->filter_flags == rxon2->filter_flags) &&
1890 (rxon1->cck_basic_rates == rxon2->cck_basic_rates) &&
1891 (rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates)) {
1892 IWL_DEBUG_INFO(priv, "Using current RXON_ASSOC. Not resending.\n");
1893 return 0;
1894 }
1895
1896 rxon_assoc.flags = priv->staging_rxon.flags;
1897 rxon_assoc.filter_flags = priv->staging_rxon.filter_flags;
1898 rxon_assoc.ofdm_basic_rates = priv->staging_rxon.ofdm_basic_rates;
1899 rxon_assoc.cck_basic_rates = priv->staging_rxon.cck_basic_rates;
1900 rxon_assoc.reserved = 0;
1901
1902 rc = iwl_send_cmd_sync(priv, &cmd);
1903 if (rc)
1904 return rc;
1905
2f301227
ZY		 1906 pkt = (struct iwl_rx_packet *)cmd.reply_page;
1907 if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
5bbe233b
AK		 1908 IWL_ERR(priv, "Bad return from REPLY_RXON_ASSOC command\n");
1909 rc = -EIO;
1910 }
1911
64a76b50 1912 iwl_free_pages(priv, cmd.reply_page);
5bbe233b
AK		 1913
1914 return rc;
1915}
1916
e0158e61
AK		 1917/**
1918 * iwl3945_commit_rxon - commit staging_rxon to hardware
1919 *
1920 * The RXON command in staging_rxon is committed to the hardware and
1921 * the active_rxon structure is updated with the new data. This
1922 * function correctly transitions out of the RXON_ASSOC_MSK state if
1923 * a HW tune is required based on the RXON structure changes.
1924 */
1925static int iwl3945_commit_rxon(struct iwl_priv *priv)
1926{
1927 /* cast away the const for active_rxon in this function */
1928 struct iwl3945_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
1929 struct iwl3945_rxon_cmd *staging_rxon = (void *)&priv->staging_rxon;
1930 int rc = 0;
1931 bool new_assoc =
1932 !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
1933
1934 if (!iwl_is_alive(priv))
1935 return -1;
1936
1937 /* always get timestamp with Rx frame */
1938 staging_rxon->flags |= RXON_FLG_TSF2HOST_MSK;
1939
1940 /* select antenna */
1941 staging_rxon->flags &=
1942 ~(RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_SEL_MSK);
1943 staging_rxon->flags |= iwl3945_get_antenna_flags(priv);
1944
1945 rc = iwl_check_rxon_cmd(priv);
1946 if (rc) {
1947 IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
1948 return -EINVAL;
1949 }
1950
1951 /* If we don't need to send a full RXON, we can use
1952 * iwl3945_rxon_assoc_cmd which is used to reconfigure filter
1953 * and other flags for the current radio configuration. */
1954 if (!iwl_full_rxon_required(priv)) {
1955 rc = iwl_send_rxon_assoc(priv);
1956 if (rc) {
1957 IWL_ERR(priv, "Error setting RXON_ASSOC "
1958 "configuration (%d).\n", rc);
1959 return rc;
1960 }
1961
1962 memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
1963
1964 return 0;
1965 }
1966
1967 /* If we are currently associated and the new config requires
1968 * an RXON_ASSOC and the new config wants the associated mask enabled,
1969 * we must clear the associated from the active configuration
1970 * before we apply the new config */
1971 if (iwl_is_associated(priv) && new_assoc) {
1972 IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
1973 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
1974
1975 /*
1976 * reserved4 and 5 could have been filled by the iwlcore code.
1977 * Let's clear them before pushing to the 3945.
1978 */
1979 active_rxon->reserved4 = 0;
1980 active_rxon->reserved5 = 0;
1981 rc = iwl_send_cmd_pdu(priv, REPLY_RXON,
1982 sizeof(struct iwl3945_rxon_cmd),
1983 &priv->active_rxon);
1984
1985 /* If the mask clearing failed then we set
1986 * active_rxon back to what it was previously */
1987 if (rc) {
1988 active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
1989 IWL_ERR(priv, "Error clearing ASSOC_MSK on current "
1990 "configuration (%d).\n", rc);
1991 return rc;
1992 }
2c810ccd 1993 iwl_clear_ucode_stations(priv);
7e246191 1994 iwl_restore_stations(priv);
e0158e61
AK		 1995 }
1996
1997 IWL_DEBUG_INFO(priv, "Sending RXON\n"
1998 "* with%s RXON_FILTER_ASSOC_MSK\n"
1999 "* channel = %d\n"
2000 "* bssid = %pM\n",
2001 (new_assoc ? "" : "out"),
2002 le16_to_cpu(staging_rxon->channel),
2003 staging_rxon->bssid_addr);
2004
2005 /*
2006 * reserved4 and 5 could have been filled by the iwlcore code.
2007 * Let's clear them before pushing to the 3945.
2008 */
2009 staging_rxon->reserved4 = 0;
2010 staging_rxon->reserved5 = 0;
2011
90e8e424 2012 iwl_set_rxon_hwcrypto(priv, !iwl3945_mod_params.sw_crypto);
e0158e61
AK		 2013
2014 /* Apply the new configuration */
2015 rc = iwl_send_cmd_pdu(priv, REPLY_RXON,
2016 sizeof(struct iwl3945_rxon_cmd),
2017 staging_rxon);
2018 if (rc) {
2019 IWL_ERR(priv, "Error setting new configuration (%d).\n", rc);
2020 return rc;
2021 }
2022
2023 memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
2024
7e246191 2025 if (!new_assoc) {
2c810ccd 2026 iwl_clear_ucode_stations(priv);
7e246191
RC		 2027 iwl_restore_stations(priv);
2028 }
e0158e61
AK		 2029
2030 /* If we issue a new RXON command which required a tune then we must
2031 * send a new TXPOWER command or we won't be able to Tx any frames */
2032 rc = priv->cfg->ops->lib->send_tx_power(priv);
2033 if (rc) {
2034 IWL_ERR(priv, "Error setting Tx power (%d).\n", rc);
2035 return rc;
2036 }
2037
e0158e61
AK		 2038 /* Init the hardware's rate fallback order based on the band */
2039 rc = iwl3945_init_hw_rate_table(priv);
2040 if (rc) {
2041 IWL_ERR(priv, "Error setting HW rate table: %02X\n", rc);
2042 return -EIO;
2043 }
2044
2045 return 0;
2046}
2047
b481de9c
ZY		 2048/**
2049 * iwl3945_reg_txpower_periodic - called when time to check our temperature.
2050 *
2051 * -- reset periodic timer
2052 * -- see if temp has changed enough to warrant re-calibration ... if so:
2053 * -- correct coeffs for temp (can reset temp timer)
2054 * -- save this temp as "last",
2055 * -- send new set of gain settings to NIC
2056 * NOTE: This should continue working, even when we're not associated,
2057 * so we can keep our internal table of scan powers current. */
4a8a4322 2058void iwl3945_reg_txpower_periodic(struct iwl_priv *priv)
b481de9c
ZY		 2059{
2060 /* This will kick in the "brute force"
bb8c093b 2061 * iwl3945_hw_reg_comp_txpower_temp() below */
b481de9c
ZY		 2062 if (!is_temp_calib_needed(priv))
2063 goto reschedule;
2064
2065 /* Set up a new set of temp-adjusted TxPowers, send to NIC.
2066 * This is based *only* on current temperature,
2067 * ignoring any previous power measurements */
bb8c093b 2068 iwl3945_hw_reg_comp_txpower_temp(priv);
b481de9c
ZY		 2069
2070 reschedule:
2071 queue_delayed_work(priv->workqueue,
ee525d13 2072 &priv->_3945.thermal_periodic, REG_RECALIB_PERIOD * HZ);
b481de9c
ZY		 2073}
2074
416e1438 2075static void iwl3945_bg_reg_txpower_periodic(struct work_struct *work)
b481de9c 2076{
4a8a4322 2077 struct iwl_priv *priv = container_of(work, struct iwl_priv,
ee525d13 2078 _3945.thermal_periodic.work);
b481de9c
ZY		 2079
2080 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
2081 return;
2082
2083 mutex_lock(&priv->mutex);
2084 iwl3945_reg_txpower_periodic(priv);
2085 mutex_unlock(&priv->mutex);
2086}
2087
2088/**
bb8c093b 2089 * iwl3945_hw_reg_get_ch_grp_index - find the channel-group index (0-4)
b481de9c
ZY		 2090 * for the channel.
2091 *
2092 * This function is used when initializing channel-info structs.
2093 *
2094 * NOTE: These channel groups do *NOT* match the bands above!
2095 * These channel groups are based on factory-tested channels;
2096 * on A-band, EEPROM's "group frequency" entries represent the top
2097 * channel in each group 1-4. Group 5 All B/G channels are in group 0.
2098 */
4a8a4322 2099static u16 iwl3945_hw_reg_get_ch_grp_index(struct iwl_priv *priv,
d20b3c65 2100 const struct iwl_channel_info *ch_info)
b481de9c 2101{
e6148917
SO		 2102 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
2103 struct iwl3945_eeprom_txpower_group *ch_grp = &eeprom->groups[0];
b481de9c
ZY		 2104 u8 group;
2105 u16 group_index = 0; /* based on factory calib frequencies */
2106 u8 grp_channel;
2107
2108 /* Find the group index for the channel ... don't use index 1(?) */
2109 if (is_channel_a_band(ch_info)) {
2110 for (group = 1; group < 5; group++) {
2111 grp_channel = ch_grp[group].group_channel;
2112 if (ch_info->channel <= grp_channel) {
2113 group_index = group;
2114 break;
2115 }
2116 }
2117 /* group 4 has a few channels *above* its factory cal freq */
2118 if (group == 5)
2119 group_index = 4;
2120 } else
2121 group_index = 0; /* 2.4 GHz, group 0 */
2122
e1623446 2123 IWL_DEBUG_POWER(priv, "Chnl %d mapped to grp %d\n", ch_info->channel,
b481de9c
ZY		 2124 group_index);
2125 return group_index;
2126}
2127
2128/**
bb8c093b 2129 * iwl3945_hw_reg_get_matched_power_index - Interpolate to get nominal index
b481de9c
ZY		 2130 *
2131 * Interpolate to get nominal (i.e. at factory calibration temperature) index
2132 * into radio/DSP gain settings table for requested power.
2133 */
4a8a4322 2134static int iwl3945_hw_reg_get_matched_power_index(struct iwl_priv *priv,
b481de9c
ZY		 2135 s8 requested_power,
2136 s32 setting_index, s32 *new_index)
2137{
bb8c093b 2138 const struct iwl3945_eeprom_txpower_group *chnl_grp = NULL;
e6148917 2139 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
b481de9c
ZY		 2140 s32 index0, index1;
2141 s32 power = 2 * requested_power;
2142 s32 i;
bb8c093b 2143 const struct iwl3945_eeprom_txpower_sample *samples;
b481de9c
ZY		 2144 s32 gains0, gains1;
2145 s32 res;
2146 s32 denominator;
2147
e6148917 2148 chnl_grp = &eeprom->groups[setting_index];
b481de9c
ZY		 2149 samples = chnl_grp->samples;
2150 for (i = 0; i < 5; i++) {
2151 if (power == samples[i].power) {
2152 *new_index = samples[i].gain_index;
2153 return 0;
2154 }
2155 }
2156
2157 if (power > samples[1].power) {
2158 index0 = 0;
2159 index1 = 1;
2160 } else if (power > samples[2].power) {
2161 index0 = 1;
2162 index1 = 2;
2163 } else if (power > samples[3].power) {
2164 index0 = 2;
2165 index1 = 3;
2166 } else {
2167 index0 = 3;
2168 index1 = 4;
2169 }
2170
2171 denominator = (s32) samples[index1].power - (s32) samples[index0].power;
2172 if (denominator == 0)
2173 return -EINVAL;
2174 gains0 = (s32) samples[index0].gain_index * (1 << 19);
2175 gains1 = (s32) samples[index1].gain_index * (1 << 19);
2176 res = gains0 + (gains1 - gains0) *
2177 ((s32) power - (s32) samples[index0].power) / denominator +
2178 (1 << 18);
2179 *new_index = res >> 19;
2180 return 0;
2181}
2182
4a8a4322 2183static void iwl3945_hw_reg_init_channel_groups(struct iwl_priv *priv)
b481de9c
ZY		 2184{
2185 u32 i;
2186 s32 rate_index;
e6148917 2187 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
bb8c093b 2188 const struct iwl3945_eeprom_txpower_group *group;
b481de9c 2189
e1623446 2190 IWL_DEBUG_POWER(priv, "Initializing factory calib info from EEPROM\n");
b481de9c
ZY		 2191
2192 for (i = 0; i < IWL_NUM_TX_CALIB_GROUPS; i++) {
2193 s8 *clip_pwrs; /* table of power levels for each rate */
2194 s8 satur_pwr; /* saturation power for each chnl group */
e6148917 2195 group = &eeprom->groups[i];
b481de9c
ZY		 2196
2197 /* sanity check on factory saturation power value */
2198 if (group->saturation_power < 40) {
39aadf8c 2199 IWL_WARN(priv, "Error: saturation power is %d, "
b481de9c
ZY		 2200 "less than minimum expected 40\n",
2201 group->saturation_power);
2202 return;
2203 }
2204
2205 /*
2206 * Derive requested power levels for each rate, based on
2207 * hardware capabilities (saturation power for band).
2208 * Basic value is 3dB down from saturation, with further
2209 * power reductions for highest 3 data rates. These
2210 * backoffs provide headroom for high rate modulation
2211 * power peaks, without too much distortion (clipping).
2212 */
2213 /* we'll fill in this array with h/w max power levels */
67d613ae 2214 clip_pwrs = (s8 *) priv->_3945.clip_groups[i].clip_powers;
b481de9c
ZY		 2215
2216 /* divide factory saturation power by 2 to find -3dB level */
2217 satur_pwr = (s8) (group->saturation_power >> 1);
2218
2219 /* fill in channel group's nominal powers for each rate */
2220 for (rate_index = 0;
1d79e53c 2221 rate_index < IWL_RATE_COUNT_3945; rate_index++, clip_pwrs++) {
b481de9c 2222 switch (rate_index) {
14577f23 2223 case IWL_RATE_36M_INDEX_TABLE:
b481de9c
ZY		 2224 if (i == 0) /* B/G */
2225 *clip_pwrs = satur_pwr;
2226 else /* A */
2227 *clip_pwrs = satur_pwr - 5;
2228 break;
14577f23 2229 case IWL_RATE_48M_INDEX_TABLE:
b481de9c
ZY		 2230 if (i == 0)
2231 *clip_pwrs = satur_pwr - 7;
2232 else
2233 *clip_pwrs = satur_pwr - 10;
2234 break;
14577f23 2235 case IWL_RATE_54M_INDEX_TABLE:
b481de9c
ZY		 2236 if (i == 0)
2237 *clip_pwrs = satur_pwr - 9;
2238 else
2239 *clip_pwrs = satur_pwr - 12;
2240 break;
2241 default:
2242 *clip_pwrs = satur_pwr;
2243 break;
2244 }
2245 }
2246 }
2247}
2248
2249/**
2250 * iwl3945_txpower_set_from_eeprom - Set channel power info based on EEPROM
2251 *
2252 * Second pass (during init) to set up priv->channel_info
2253 *
2254 * Set up Tx-power settings in our channel info database for each VALID
2255 * (for this geo/SKU) channel, at all Tx data rates, based on eeprom values
2256 * and current temperature.
2257 *
2258 * Since this is based on current temperature (at init time), these values may
2259 * not be valid for very long, but it gives us a starting/default point,
2260 * and allows us to active (i.e. using Tx) scan.
2261 *
2262 * This does *not* write values to NIC, just sets up our internal table.
2263 */
4a8a4322 2264int iwl3945_txpower_set_from_eeprom(struct iwl_priv *priv)
b481de9c 2265{
d20b3c65 2266 struct iwl_channel_info *ch_info = NULL;
bb8c093b 2267 struct iwl3945_channel_power_info *pwr_info;
e6148917 2268 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
b481de9c
ZY		 2269 int delta_index;
2270 u8 rate_index;
2271 u8 scan_tbl_index;
2272 const s8 *clip_pwrs; /* array of power levels for each rate */
2273 u8 gain, dsp_atten;
2274 s8 power;
2275 u8 pwr_index, base_pwr_index, a_band;
2276 u8 i;
2277 int temperature;
2278
2279 /* save temperature reference,
2280 * so we can determine next time to calibrate */
bb8c093b 2281 temperature = iwl3945_hw_reg_txpower_get_temperature(priv);
b481de9c
ZY		 2282 priv->last_temperature = temperature;
2283
bb8c093b 2284 iwl3945_hw_reg_init_channel_groups(priv);
b481de9c
ZY		 2285
2286 /* initialize Tx power info for each and every channel, 2.4 and 5.x */
2287 for (i = 0, ch_info = priv->channel_info; i < priv->channel_count;
2288 i++, ch_info++) {
2289 a_band = is_channel_a_band(ch_info);
2290 if (!is_channel_valid(ch_info))
2291 continue;
2292
2293 /* find this channel's channel group (*not* "band") index */
2294 ch_info->group_index =
bb8c093b 2295 iwl3945_hw_reg_get_ch_grp_index(priv, ch_info);
b481de9c
ZY		 2296
2297 /* Get this chnlgrp's rate->max/clip-powers table */
67d613ae 2298 clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
b481de9c
ZY		 2299
2300 /* calculate power index *adjustment* value according to
2301 * diff between current temperature and factory temperature */
bb8c093b 2302 delta_index = iwl3945_hw_reg_adjust_power_by_temp(temperature,
e6148917 2303 eeprom->groups[ch_info->group_index].
b481de9c
ZY		 2304 temperature);
2305
e1623446 2306 IWL_DEBUG_POWER(priv, "Delta index for channel %d: %d [%d]\n",
b481de9c
ZY		 2307 ch_info->channel, delta_index, temperature +
2308 IWL_TEMP_CONVERT);
2309
2310 /* set tx power value for all OFDM rates */
2311 for (rate_index = 0; rate_index < IWL_OFDM_RATES;
2312 rate_index++) {
25a4ccea 2313 s32 uninitialized_var(power_idx);
b481de9c
ZY		 2314 int rc;
2315
2316 /* use channel group's clip-power table,
2317 * but don't exceed channel's max power */
2318 s8 pwr = min(ch_info->max_power_avg,
2319 clip_pwrs[rate_index]);
2320
2321 pwr_info = &ch_info->power_info[rate_index];
2322
2323 /* get base (i.e. at factory-measured temperature)
2324 * power table index for this rate's power */
bb8c093b 2325 rc = iwl3945_hw_reg_get_matched_power_index(priv, pwr,
b481de9c
ZY		 2326 ch_info->group_index,
2327 &power_idx);
2328 if (rc) {
15b1687c 2329 IWL_ERR(priv, "Invalid power index\n");
b481de9c
ZY		 2330 return rc;
2331 }
2332 pwr_info->base_power_index = (u8) power_idx;
2333
2334 /* temperature compensate */
2335 power_idx += delta_index;
2336
2337 /* stay within range of gain table */
bb8c093b 2338 power_idx = iwl3945_hw_reg_fix_power_index(power_idx);
b481de9c 2339
bb8c093b 2340 /* fill 1 OFDM rate's iwl3945_channel_power_info struct */
b481de9c
ZY		 2341 pwr_info->requested_power = pwr;
2342 pwr_info->power_table_index = (u8) power_idx;
2343 pwr_info->tpc.tx_gain =
2344 power_gain_table[a_band][power_idx].tx_gain;
2345 pwr_info->tpc.dsp_atten =
2346 power_gain_table[a_band][power_idx].dsp_atten;
2347 }
2348
2349 /* set tx power for CCK rates, based on OFDM 12 Mbit settings*/
14577f23 2350 pwr_info = &ch_info->power_info[IWL_RATE_12M_INDEX_TABLE];
b481de9c
ZY		 2351 power = pwr_info->requested_power +
2352 IWL_CCK_FROM_OFDM_POWER_DIFF;
2353 pwr_index = pwr_info->power_table_index +
2354 IWL_CCK_FROM_OFDM_INDEX_DIFF;
2355 base_pwr_index = pwr_info->base_power_index +
2356 IWL_CCK_FROM_OFDM_INDEX_DIFF;
2357
2358 /* stay within table range */
bb8c093b 2359 pwr_index = iwl3945_hw_reg_fix_power_index(pwr_index);
b481de9c
ZY		 2360 gain = power_gain_table[a_band][pwr_index].tx_gain;
2361 dsp_atten = power_gain_table[a_band][pwr_index].dsp_atten;
2362
bb8c093b 2363 /* fill each CCK rate's iwl3945_channel_power_info structure
b481de9c
ZY		 2364 * NOTE: All CCK-rate Txpwrs are the same for a given chnl!
2365 * NOTE: CCK rates start at end of OFDM rates! */
14577f23
MA		 2366 for (rate_index = 0;
2367 rate_index < IWL_CCK_RATES; rate_index++) {
2368 pwr_info = &ch_info->power_info[rate_index+IWL_OFDM_RATES];
b481de9c
ZY		 2369 pwr_info->requested_power = power;
2370 pwr_info->power_table_index = pwr_index;
2371 pwr_info->base_power_index = base_pwr_index;
2372 pwr_info->tpc.tx_gain = gain;
2373 pwr_info->tpc.dsp_atten = dsp_atten;
2374 }
2375
2376 /* set scan tx power, 1Mbit for CCK, 6Mbit for OFDM */
2377 for (scan_tbl_index = 0;
2378 scan_tbl_index < IWL_NUM_SCAN_RATES; scan_tbl_index++) {
2379 s32 actual_index = (scan_tbl_index == 0) ?
14577f23 2380 IWL_RATE_1M_INDEX_TABLE : IWL_RATE_6M_INDEX_TABLE;
bb8c093b 2381 iwl3945_hw_reg_set_scan_power(priv, scan_tbl_index,
b481de9c
ZY		 2382 actual_index, clip_pwrs, ch_info, a_band);
2383 }
2384 }
2385
2386 return 0;
2387}
2388
4a8a4322 2389int iwl3945_hw_rxq_stop(struct iwl_priv *priv)
b481de9c
ZY		 2390{
2391 int rc;
b481de9c 2392
5d49f498
AK		 2393 iwl_write_direct32(priv, FH39_RCSR_CONFIG(0), 0);
2394 rc = iwl_poll_direct_bit(priv, FH39_RSSR_STATUS,
bddadf86 2395 FH39_RSSR_CHNL0_RX_STATUS_CHNL_IDLE, 1000);
b481de9c 2396 if (rc < 0)
15b1687c 2397 IWL_ERR(priv, "Can't stop Rx DMA.\n");
b481de9c 2398
b481de9c
ZY		 2399 return 0;
2400}
2401
188cf6c7 2402int iwl3945_hw_tx_queue_init(struct iwl_priv *priv, struct iwl_tx_queue *txq)
b481de9c 2403{
b481de9c
ZY		 2404 int txq_id = txq->q.id;
2405
ee525d13 2406 struct iwl3945_shared *shared_data = priv->_3945.shared_virt;
b481de9c
ZY		 2407
2408 shared_data->tx_base_ptr[txq_id] = cpu_to_le32((u32)txq->q.dma_addr);
2409
5d49f498
AK		 2410 iwl_write_direct32(priv, FH39_CBCC_CTRL(txq_id), 0);
2411 iwl_write_direct32(priv, FH39_CBCC_BASE(txq_id), 0);
bddadf86 2412
5d49f498 2413 iwl_write_direct32(priv, FH39_TCSR_CONFIG(txq_id),
bddadf86
TW		 2414 FH39_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_NOINT |
2415 FH39_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_TXF |
2416 FH39_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_IFTFD |
2417 FH39_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE_VAL |
2418 FH39_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE);
b481de9c
ZY		 2419
2420 /* fake read to flush all prev. writes */
5d49f498 2421 iwl_read32(priv, FH39_TSSR_CBB_BASE);
b481de9c
ZY		 2422
2423 return 0;
2424}
2425
42427b4e
KA		 2426/*
2427 * HCMD utils
2428 */
2429static u16 iwl3945_get_hcmd_size(u8 cmd_id, u16 len)
2430{
2431 switch (cmd_id) {
2432 case REPLY_RXON:
d25aabb0
WT		 2433 return sizeof(struct iwl3945_rxon_cmd);
2434 case POWER_TABLE_CMD:
2435 return sizeof(struct iwl3945_powertable_cmd);
42427b4e
KA		 2436 default:
2437 return len;
2438 }
2439}
2440
c587de0b 2441
17f841cd
SO		 2442static u16 iwl3945_build_addsta_hcmd(const struct iwl_addsta_cmd *cmd, u8 *data)
2443{
c587de0b
TW		 2444 struct iwl3945_addsta_cmd *addsta = (struct iwl3945_addsta_cmd *)data;
2445 addsta->mode = cmd->mode;
2446 memcpy(&addsta->sta, &cmd->sta, sizeof(struct sta_id_modify));
2447 memcpy(&addsta->key, &cmd->key, sizeof(struct iwl4965_keyinfo));
2448 addsta->station_flags = cmd->station_flags;
2449 addsta->station_flags_msk = cmd->station_flags_msk;
2450 addsta->tid_disable_tx = cpu_to_le16(0);
2451 addsta->rate_n_flags = cmd->rate_n_flags;
2452 addsta->add_immediate_ba_tid = cmd->add_immediate_ba_tid;
2453 addsta->remove_immediate_ba_tid = cmd->remove_immediate_ba_tid;
2454 addsta->add_immediate_ba_ssn = cmd->add_immediate_ba_ssn;
2455
2456 return (u16)sizeof(struct iwl3945_addsta_cmd);
17f841cd
SO		 2457}
2458
1fa61b2e
JB		 2459static int iwl3945_manage_ibss_station(struct iwl_priv *priv,
2460 struct ieee80211_vif *vif, bool add)
2461{
fd1af15d 2462 struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
1fa61b2e
JB		 2463 int ret;
2464
1fa61b2e 2465 if (add) {
57f8db89 2466 ret = iwl_add_bssid_station(priv, vif->bss_conf.bssid, false,
fd1af15d 2467 &vif_priv->ibss_bssid_sta_id);
1fa61b2e
JB		 2468 if (ret)
2469 return ret;
2470
fd1af15d 2471 iwl3945_sync_sta(priv, vif_priv->ibss_bssid_sta_id,
1fa61b2e 2472 (priv->band == IEEE80211_BAND_5GHZ) ?
9c5ac091 2473 IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP);
fd1af15d 2474 iwl3945_rate_scale_init(priv->hw, vif_priv->ibss_bssid_sta_id);
1fa61b2e
JB		 2475
2476 return 0;
2477 }
2478
fd1af15d
JB		 2479 return iwl_remove_station(priv, vif_priv->ibss_bssid_sta_id,
2480 vif->bss_conf.bssid);
1fa61b2e 2481}
c587de0b 2482
b481de9c
ZY		 2483/**
2484 * iwl3945_init_hw_rate_table - Initialize the hardware rate fallback table
2485 */
4a8a4322 2486int iwl3945_init_hw_rate_table(struct iwl_priv *priv)
b481de9c 2487{
14577f23 2488 int rc, i, index, prev_index;
bb8c093b 2489 struct iwl3945_rate_scaling_cmd rate_cmd = {
b481de9c
ZY		 2490 .reserved = {0, 0, 0},
2491 };
bb8c093b 2492 struct iwl3945_rate_scaling_info *table = rate_cmd.table;
b481de9c 2493
bb8c093b
CH		 2494 for (i = 0; i < ARRAY_SIZE(iwl3945_rates); i++) {
2495 index = iwl3945_rates[i].table_rs_index;
14577f23
MA		 2496
2497 table[index].rate_n_flags =
bb8c093b 2498 iwl3945_hw_set_rate_n_flags(iwl3945_rates[i].plcp, 0);
14577f23 2499 table[index].try_cnt = priv->retry_rate;
bb8c093b 2500 prev_index = iwl3945_get_prev_ieee_rate(i);
7262796a
AM		 2501 table[index].next_rate_index =
2502 iwl3945_rates[prev_index].table_rs_index;
b481de9c
ZY		 2503 }
2504
8318d78a
JB		 2505 switch (priv->band) {
2506 case IEEE80211_BAND_5GHZ:
e1623446 2507 IWL_DEBUG_RATE(priv, "Select A mode rate scale\n");
b481de9c
ZY		 2508 /* If one of the following CCK rates is used,
2509 * have it fall back to the 6M OFDM rate */
7262796a
AM		 2510 for (i = IWL_RATE_1M_INDEX_TABLE;
2511 i <= IWL_RATE_11M_INDEX_TABLE; i++)
2512 table[i].next_rate_index =
2513 iwl3945_rates[IWL_FIRST_OFDM_RATE].table_rs_index;
b481de9c
ZY		 2514
2515 /* Don't fall back to CCK rates */
7262796a
AM		 2516 table[IWL_RATE_12M_INDEX_TABLE].next_rate_index =
2517 IWL_RATE_9M_INDEX_TABLE;
b481de9c
ZY		 2518
2519 /* Don't drop out of OFDM rates */
14577f23 2520 table[IWL_RATE_6M_INDEX_TABLE].next_rate_index =
bb8c093b 2521 iwl3945_rates[IWL_FIRST_OFDM_RATE].table_rs_index;
b481de9c
ZY		 2522 break;
2523
8318d78a 2524 case IEEE80211_BAND_2GHZ:
e1623446 2525 IWL_DEBUG_RATE(priv, "Select B/G mode rate scale\n");
b481de9c
ZY		 2526 /* If an OFDM rate is used, have it fall back to the
2527 * 1M CCK rates */
b481de9c 2528
ee525d13 2529 if (!(priv->_3945.sta_supp_rates & IWL_OFDM_RATES_MASK) &&
8ccde88a 2530 iwl_is_associated(priv)) {
7262796a
AM		 2531
2532 index = IWL_FIRST_CCK_RATE;
2533 for (i = IWL_RATE_6M_INDEX_TABLE;
2534 i <= IWL_RATE_54M_INDEX_TABLE; i++)
2535 table[i].next_rate_index =
2536 iwl3945_rates[index].table_rs_index;
2537
2538 index = IWL_RATE_11M_INDEX_TABLE;
2539 /* CCK shouldn't fall back to OFDM... */
2540 table[index].next_rate_index = IWL_RATE_5M_INDEX_TABLE;
2541 }
b481de9c
ZY		 2542 break;
2543
2544 default:
8318d78a 2545 WARN_ON(1);
b481de9c
ZY		 2546 break;
2547 }
2548
2549 /* Update the rate scaling for control frame Tx */
2550 rate_cmd.table_id = 0;
518099a8 2551 rc = iwl_send_cmd_pdu(priv, REPLY_RATE_SCALE, sizeof(rate_cmd),
b481de9c
ZY		 2552 &rate_cmd);
2553 if (rc)
2554 return rc;
2555
2556 /* Update the rate scaling for data frame Tx */
2557 rate_cmd.table_id = 1;
518099a8 2558 return iwl_send_cmd_pdu(priv, REPLY_RATE_SCALE, sizeof(rate_cmd),
b481de9c
ZY		 2559 &rate_cmd);
2560}
2561
796083cb 2562/* Called when initializing driver */
4a8a4322 2563int iwl3945_hw_set_hw_params(struct iwl_priv *priv)
b481de9c 2564{
3832ec9d
AK		 2565 memset((void *)&priv->hw_params, 0,
2566 sizeof(struct iwl_hw_params));
b481de9c 2567
ee525d13
JB		 2568 priv->_3945.shared_virt =
2569 dma_alloc_coherent(&priv->pci_dev->dev,
2570 sizeof(struct iwl3945_shared),
2571 &priv->_3945.shared_phys, GFP_KERNEL);
2572 if (!priv->_3945.shared_virt) {
15b1687c 2573 IWL_ERR(priv, "failed to allocate pci memory\n");
b481de9c
ZY		 2574 return -ENOMEM;
2575 }
2576
21c02a1a 2577 /* Assign number of Usable TX queues */
88804e2b 2578 priv->hw_params.max_txq_num = priv->cfg->num_of_queues;
21c02a1a 2579
a8e74e27 2580 priv->hw_params.tfd_size = sizeof(struct iwl3945_tfd);
2f301227 2581 priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_3K);
3832ec9d
AK		 2582 priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
2583 priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
2584 priv->hw_params.max_stations = IWL3945_STATION_COUNT;
2585 priv->hw_params.bcast_sta_id = IWL3945_BROADCAST_ID;
3e82a822 2586
141c43a3 2587 priv->hw_params.rx_wrt_ptr_reg = FH39_RSCSR_CHNL0_WPTR;
2c2f3b33 2588 priv->hw_params.max_beacon_itrvl = IWL39_MAX_UCODE_BEACON_INTERVAL;
141c43a3 2589
b481de9c
ZY		 2590 return 0;
2591}
2592
4a8a4322 2593unsigned int iwl3945_hw_get_beacon_cmd(struct iwl_priv *priv,
bb8c093b 2594 struct iwl3945_frame *frame, u8 rate)
b481de9c 2595{
bb8c093b 2596 struct iwl3945_tx_beacon_cmd *tx_beacon_cmd;
b481de9c
ZY		 2597 unsigned int frame_size;
2598
bb8c093b 2599 tx_beacon_cmd = (struct iwl3945_tx_beacon_cmd *)&frame->u;
b481de9c
ZY		 2600 memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
2601
3832ec9d 2602 tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
b481de9c
ZY		 2603 tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
2604
bb8c093b 2605 frame_size = iwl3945_fill_beacon_frame(priv,
b481de9c 2606 tx_beacon_cmd->frame,
b481de9c
ZY		 2607 sizeof(frame->u) - sizeof(*tx_beacon_cmd));
2608
2609 BUG_ON(frame_size > MAX_MPDU_SIZE);
2610 tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
2611
2612 tx_beacon_cmd->tx.rate = rate;
2613 tx_beacon_cmd->tx.tx_flags = (TX_CMD_FLG_SEQ_CTL_MSK |
2614 TX_CMD_FLG_TSF_MSK);
2615
14577f23
MA		 2616 /* supp_rates[0] == OFDM start at IWL_FIRST_OFDM_RATE*/
2617 tx_beacon_cmd->tx.supp_rates[0] =
2618 (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
2619
b481de9c 2620 tx_beacon_cmd->tx.supp_rates[1] =
14577f23 2621 (IWL_CCK_BASIC_RATES_MASK & 0xF);
b481de9c 2622
3ac7f146 2623 return sizeof(struct iwl3945_tx_beacon_cmd) + frame_size;
b481de9c
ZY		 2624}
2625
4a8a4322 2626void iwl3945_hw_rx_handler_setup(struct iwl_priv *priv)
b481de9c 2627{
91c066f2 2628 priv->rx_handlers[REPLY_TX] = iwl3945_rx_reply_tx;
b481de9c
ZY		 2629 priv->rx_handlers[REPLY_3945_RX] = iwl3945_rx_reply_rx;
2630}
2631
4a8a4322 2632void iwl3945_hw_setup_deferred_work(struct iwl_priv *priv)
b481de9c 2633{
ee525d13 2634 INIT_DELAYED_WORK(&priv->_3945.thermal_periodic,
b481de9c
ZY		 2635 iwl3945_bg_reg_txpower_periodic);
2636}
2637
4a8a4322 2638void iwl3945_hw_cancel_deferred_work(struct iwl_priv *priv)
b481de9c 2639{
ee525d13 2640 cancel_delayed_work(&priv->_3945.thermal_periodic);
b481de9c
ZY		 2641}
2642
0164b9b4
KA		 2643/* check contents of special bootstrap uCode SRAM */
2644static int iwl3945_verify_bsm(struct iwl_priv *priv)
2645 {
2646 __le32 *image = priv->ucode_boot.v_addr;
2647 u32 len = priv->ucode_boot.len;
2648 u32 reg;
2649 u32 val;
2650
e1623446 2651 IWL_DEBUG_INFO(priv, "Begin verify bsm\n");
0164b9b4
KA		 2652
2653 /* verify BSM SRAM contents */
2654 val = iwl_read_prph(priv, BSM_WR_DWCOUNT_REG);
2655 for (reg = BSM_SRAM_LOWER_BOUND;
2656 reg < BSM_SRAM_LOWER_BOUND + len;
2657 reg += sizeof(u32), image++) {
2658 val = iwl_read_prph(priv, reg);
2659 if (val != le32_to_cpu(*image)) {
2660 IWL_ERR(priv, "BSM uCode verification failed at "
2661 "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n",
2662 BSM_SRAM_LOWER_BOUND,
2663 reg - BSM_SRAM_LOWER_BOUND, len,
2664 val, le32_to_cpu(*image));
2665 return -EIO;
2666 }
2667 }
2668
e1623446 2669 IWL_DEBUG_INFO(priv, "BSM bootstrap uCode image OK\n");
0164b9b4
KA		 2670
2671 return 0;
2672}
2673
e6148917
SO		 2674
2675/******************************************************************************
2676 *
2677 * EEPROM related functions
2678 *
2679 ******************************************************************************/
2680
2681/*
2682 * Clear the OWNER_MSK, to establish driver (instead of uCode running on
2683 * embedded controller) as EEPROM reader; each read is a series of pulses
2684 * to/from the EEPROM chip, not a single event, so even reads could conflict
2685 * if they weren't arbitrated by some ownership mechanism. Here, the driver
2686 * simply claims ownership, which should be safe when this function is called
2687 * (i.e. before loading uCode!).
2688 */
2689static int iwl3945_eeprom_acquire_semaphore(struct iwl_priv *priv)
2690{
2691 _iwl_clear_bit(priv, CSR_EEPROM_GP, CSR_EEPROM_GP_IF_OWNER_MSK);
2692 return 0;
2693}
2694
2695
2696static void iwl3945_eeprom_release_semaphore(struct iwl_priv *priv)
2697{
2698 return;
2699}
2700
0164b9b4
KA		 2701 /**
2702 * iwl3945_load_bsm - Load bootstrap instructions
2703 *
2704 * BSM operation:
2705 *
2706 * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
2707 * in special SRAM that does not power down during RFKILL. When powering back
2708 * up after power-saving sleeps (or during initial uCode load), the BSM loads
2709 * the bootstrap program into the on-board processor, and starts it.
2710 *
2711 * The bootstrap program loads (via DMA) instructions and data for a new
2712 * program from host DRAM locations indicated by the host driver in the
2713 * BSM_DRAM_* registers. Once the new program is loaded, it starts
2714 * automatically.
2715 *
2716 * When initializing the NIC, the host driver points the BSM to the
2717 * "initialize" uCode image. This uCode sets up some internal data, then
2718 * notifies host via "initialize alive" that it is complete.
2719 *
2720 * The host then replaces the BSM_DRAM_* pointer values to point to the
2721 * normal runtime uCode instructions and a backup uCode data cache buffer
2722 * (filled initially with starting data values for the on-board processor),
2723 * then triggers the "initialize" uCode to load and launch the runtime uCode,
2724 * which begins normal operation.
2725 *
2726 * When doing a power-save shutdown, runtime uCode saves data SRAM into
2727 * the backup data cache in DRAM before SRAM is powered down.
2728 *
2729 * When powering back up, the BSM loads the bootstrap program. This reloads
2730 * the runtime uCode instructions and the backup data cache into SRAM,
2731 * and re-launches the runtime uCode from where it left off.
2732 */
2733static int iwl3945_load_bsm(struct iwl_priv *priv)
2734{
2735 __le32 *image = priv->ucode_boot.v_addr;
2736 u32 len = priv->ucode_boot.len;
2737 dma_addr_t pinst;
2738 dma_addr_t pdata;
2739 u32 inst_len;
2740 u32 data_len;
2741 int rc;
2742 int i;
2743 u32 done;
2744 u32 reg_offset;
2745
e1623446 2746 IWL_DEBUG_INFO(priv, "Begin load bsm\n");
0164b9b4
KA		 2747
2748 /* make sure bootstrap program is no larger than BSM's SRAM size */
2749 if (len > IWL39_MAX_BSM_SIZE)
2750 return -EINVAL;
2751
2752 /* Tell bootstrap uCode where to find the "Initialize" uCode
2753 * in host DRAM ... host DRAM physical address bits 31:0 for 3945.
2754 * NOTE: iwl3945_initialize_alive_start() will replace these values,
2755 * after the "initialize" uCode has run, to point to
2756 * runtime/protocol instructions and backup data cache. */
2757 pinst = priv->ucode_init.p_addr;
2758 pdata = priv->ucode_init_data.p_addr;
2759 inst_len = priv->ucode_init.len;
2760 data_len = priv->ucode_init_data.len;
2761
0164b9b4
KA		 2762 iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
2763 iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
2764 iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG, inst_len);
2765 iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG, data_len);
2766
2767 /* Fill BSM memory with bootstrap instructions */
2768 for (reg_offset = BSM_SRAM_LOWER_BOUND;
2769 reg_offset < BSM_SRAM_LOWER_BOUND + len;
2770 reg_offset += sizeof(u32), image++)
2771 _iwl_write_prph(priv, reg_offset,
2772 le32_to_cpu(*image));
2773
2774 rc = iwl3945_verify_bsm(priv);
a8b50a0a 2775 if (rc)
0164b9b4 2776 return rc;
0164b9b4
KA		 2777
2778 /* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */
2779 iwl_write_prph(priv, BSM_WR_MEM_SRC_REG, 0x0);
2780 iwl_write_prph(priv, BSM_WR_MEM_DST_REG,
2781 IWL39_RTC_INST_LOWER_BOUND);
2782 iwl_write_prph(priv, BSM_WR_DWCOUNT_REG, len / sizeof(u32));
2783
2784 /* Load bootstrap code into instruction SRAM now,
2785 * to prepare to load "initialize" uCode */
2786 iwl_write_prph(priv, BSM_WR_CTRL_REG,
2787 BSM_WR_CTRL_REG_BIT_START);
2788
2789 /* Wait for load of bootstrap uCode to finish */
2790 for (i = 0; i < 100; i++) {
2791 done = iwl_read_prph(priv, BSM_WR_CTRL_REG);
2792 if (!(done & BSM_WR_CTRL_REG_BIT_START))
2793 break;
2794 udelay(10);
2795 }
2796 if (i < 100)
e1623446 2797 IWL_DEBUG_INFO(priv, "BSM write complete, poll %d iterations\n", i);
0164b9b4
KA		 2798 else {
2799 IWL_ERR(priv, "BSM write did not complete!\n");
2800 return -EIO;
2801 }
2802
2803 /* Enable future boot loads whenever power management unit triggers it
2804 * (e.g. when powering back up after power-save shutdown) */
2805 iwl_write_prph(priv, BSM_WR_CTRL_REG,
2806 BSM_WR_CTRL_REG_BIT_START_EN);
2807
0164b9b4
KA		 2808 return 0;
2809}
2810
5bbe233b
AK		 2811static struct iwl_hcmd_ops iwl3945_hcmd = {
2812 .rxon_assoc = iwl3945_send_rxon_assoc,
e0158e61 2813 .commit_rxon = iwl3945_commit_rxon,
65b52bde 2814 .send_bt_config = iwl_send_bt_config,
5bbe233b
AK		 2815};
2816
0164b9b4 2817static struct iwl_lib_ops iwl3945_lib = {
7aaa1d79
SO		 2818 .txq_attach_buf_to_tfd = iwl3945_hw_txq_attach_buf_to_tfd,
2819 .txq_free_tfd = iwl3945_hw_txq_free_tfd,
a8e74e27 2820 .txq_init = iwl3945_hw_tx_queue_init,
0164b9b4 2821 .load_ucode = iwl3945_load_bsm,
b7a79404
RC		 2822 .dump_nic_event_log = iwl3945_dump_nic_event_log,
2823 .dump_nic_error_log = iwl3945_dump_nic_error_log,
01ec616d
KA		 2824 .apm_ops = {
2825 .init = iwl3945_apm_init,
d68b603c 2826 .stop = iwl_apm_stop,
01ec616d 2827 .config = iwl3945_nic_config,
854682ed 2828 .set_pwr_src = iwl3945_set_pwr_src,
01ec616d 2829 },
e6148917
SO		 2830 .eeprom_ops = {
2831 .regulatory_bands = {
2832 EEPROM_REGULATORY_BAND_1_CHANNELS,
2833 EEPROM_REGULATORY_BAND_2_CHANNELS,
2834 EEPROM_REGULATORY_BAND_3_CHANNELS,
2835 EEPROM_REGULATORY_BAND_4_CHANNELS,
2836 EEPROM_REGULATORY_BAND_5_CHANNELS,
7aafef1c
WYG		 2837 EEPROM_REGULATORY_BAND_NO_HT40,
2838 EEPROM_REGULATORY_BAND_NO_HT40,
e6148917
SO		 2839 },
2840 .verify_signature = iwlcore_eeprom_verify_signature,
2841 .acquire_semaphore = iwl3945_eeprom_acquire_semaphore,
2842 .release_semaphore = iwl3945_eeprom_release_semaphore,
2843 .query_addr = iwlcore_eeprom_query_addr,
2844 },
75bcfae9 2845 .send_tx_power = iwl3945_send_tx_power,
c2436980 2846 .is_valid_rtc_data_addr = iwl3945_hw_valid_rtc_data_addr,
5bbe233b 2847 .post_associate = iwl3945_post_associate,
ef850d7c 2848 .isr = iwl_isr_legacy,
60690a6a 2849 .config_ap = iwl3945_config_ap,
1fa61b2e 2850 .manage_ibss_station = iwl3945_manage_ibss_station,
a29576a7 2851 .check_plcp_health = iwl3945_good_plcp_health,
17f36fc6
AK		 2852
2853 .debugfs_ops = {
2854 .rx_stats_read = iwl3945_ucode_rx_stats_read,
2855 .tx_stats_read = iwl3945_ucode_tx_stats_read,
2856 .general_stats_read = iwl3945_ucode_general_stats_read,
2857 },
0164b9b4
KA		 2858};
2859
42427b4e
KA		 2860static struct iwl_hcmd_utils_ops iwl3945_hcmd_utils = {
2861 .get_hcmd_size = iwl3945_get_hcmd_size,
17f841cd 2862 .build_addsta_hcmd = iwl3945_build_addsta_hcmd,
37dc70fe 2863 .rts_tx_cmd_flag = iwlcore_rts_tx_cmd_flag,
b6e4c55a 2864 .request_scan = iwl3945_request_scan,
42427b4e
KA		 2865};
2866
45d5d805 2867static const struct iwl_ops iwl3945_ops = {
0164b9b4 2868 .lib = &iwl3945_lib,
5bbe233b 2869 .hcmd = &iwl3945_hcmd,
42427b4e 2870 .utils = &iwl3945_hcmd_utils,
e932a609 2871 .led = &iwl3945_led_ops,
0164b9b4
KA		 2872};
2873
c0f20d91 2874static struct iwl_cfg iwl3945_bg_cfg = {
82b9a121 2875 .name = "3945BG",
a0987a8d
RC		 2876 .fw_name_pre = IWL3945_FW_PRE,
2877 .ucode_api_max = IWL3945_UCODE_API_MAX,
2878 .ucode_api_min = IWL3945_UCODE_API_MIN,
82b9a121 2879 .sku = IWL_SKU_G,
e6148917
SO		 2880 .eeprom_size = IWL3945_EEPROM_IMG_SIZE,
2881 .eeprom_ver = EEPROM_3945_EEPROM_VERSION,
0164b9b4 2882 .ops = &iwl3945_ops,
88804e2b 2883 .num_of_queues = IWL39_NUM_QUEUES,
ef850d7c 2884 .mod_params = &iwl3945_mod_params,
fadb3582
BC		 2885 .pll_cfg_val = CSR39_ANA_PLL_CFG_VAL,
2886 .set_l0s = false,
2887 .use_bsm = true,
b261793d
DH		 2888 .use_isr_legacy = true,
2889 .ht_greenfield_support = false,
f2d0d0e2 2890 .led_compensation = 64,
bc45a670 2891 .broken_powersave = true,
a29576a7 2892 .plcp_delta_threshold = IWL_MAX_PLCP_ERR_LONG_THRESHOLD_DEF,
b74e31a9 2893 .monitor_recover_period = IWL_MONITORING_PERIOD,
678b385d 2894 .max_event_log_size = 512,
4e7033ef 2895 .tx_power_by_driver = true,
82b9a121
TW		 2896};
2897
c0f20d91 2898static struct iwl_cfg iwl3945_abg_cfg = {
82b9a121 2899 .name = "3945ABG",
a0987a8d
RC		 2900 .fw_name_pre = IWL3945_FW_PRE,
2901 .ucode_api_max = IWL3945_UCODE_API_MAX,
2902 .ucode_api_min = IWL3945_UCODE_API_MIN,
82b9a121 2903 .sku = IWL_SKU_A|IWL_SKU_G,
e6148917
SO		 2904 .eeprom_size = IWL3945_EEPROM_IMG_SIZE,
2905 .eeprom_ver = EEPROM_3945_EEPROM_VERSION,
0164b9b4 2906 .ops = &iwl3945_ops,
88804e2b 2907 .num_of_queues = IWL39_NUM_QUEUES,
ef850d7c 2908 .mod_params = &iwl3945_mod_params,
b261793d
DH		 2909 .use_isr_legacy = true,
2910 .ht_greenfield_support = false,
f2d0d0e2 2911 .led_compensation = 64,
bc45a670 2912 .broken_powersave = true,
a29576a7 2913 .plcp_delta_threshold = IWL_MAX_PLCP_ERR_LONG_THRESHOLD_DEF,
b74e31a9 2914 .monitor_recover_period = IWL_MONITORING_PERIOD,
678b385d 2915 .max_event_log_size = 512,
4e7033ef 2916 .tx_power_by_driver = true,
82b9a121
TW		 2917};
2918
a3aa1884 2919DEFINE_PCI_DEVICE_TABLE(iwl3945_hw_card_ids) = {
82b9a121
TW		 2920 {IWL_PCI_DEVICE(0x4222, 0x1005, iwl3945_bg_cfg)},
2921 {IWL_PCI_DEVICE(0x4222, 0x1034, iwl3945_bg_cfg)},
2922 {IWL_PCI_DEVICE(0x4222, 0x1044, iwl3945_bg_cfg)},
2923 {IWL_PCI_DEVICE(0x4227, 0x1014, iwl3945_bg_cfg)},
2924 {IWL_PCI_DEVICE(0x4222, PCI_ANY_ID, iwl3945_abg_cfg)},
2925 {IWL_PCI_DEVICE(0x4227, PCI_ANY_ID, iwl3945_abg_cfg)},
b481de9c
ZY		 2926 {0}
2927};
2928
bb8c093b 2929MODULE_DEVICE_TABLE(pci, iwl3945_hw_card_ids);
Clone of davem's net-next-2.6 tree